Isolation of PCI and EISA masters by masking control and interru

Details Isolation of PCI and EISA masters by masking control and interru Isolation of PCI and EISA masters by masking control and interru

1999-02-17

2000-06-27

Sheikh, Ayaz R.

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

G06F 1300

Patent

active

060818654

ABSTRACT:
A system management module (SMM) for a host server system includes a system management processor (SMP) connected to a system management local bus. The system management local bus connects to the system PCI bus through a system management central (SMC). The SMC includes the main arbitration unit for the PCI bus and also includes the arbiter for the system management local bus. The SMM includes a video controller and/or keyboard and mouse controller connected to the system management local bus to support remote consoling of the SMM. The SMC includes logic to monitor PCI cycles and to issue error signals in the event of a system error. The SMC also isolates failed components by masking request, grant and interrupt lines for the failed device. Further, if a spare component is provided, the SMC permits dynamic switching to the spare. In addition to detecting errors and performing survival and maintenance operations, the SMC enhances system performance during normal operations by supporting master-target priority determinations to more efficiently arbitrate mastership of system busses such as the PCI bus.

REFERENCES:
patent: 5283904 (1994-02-01), Carson et al.
patent: 5367670 (1994-11-01), Ward et al.
patent: 5506997 (1996-04-01), Maguire et al.
patent: 5680592 (1997-10-01), Priem
patent: 5721882 (1998-02-01), Singh
patent: 5724550 (1998-03-01), Stevens
patent: 5729762 (1998-03-01), Kardach et al.
patent: 5732224 (1998-03-01), Gulick et al.
Error Detection Capabilities in Microprocessors, J.L. Rivero, IBM Technical Disclosure Bulletin, vol. 22, No. 10 dated Mar. 1, 1980, pp. 4485-4487.

Affiliated with

Also associated with

Rating

Isolation of PCI and EISA masters by masking control and interru does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Isolation of PCI and EISA masters by masking control and interru, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Isolation of PCI and EISA masters by masking control and interru will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1793219