Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2006-03-21
2006-03-21
Ngô, Ngân V. (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S315000, C257S317000
Reexamination Certificate
active
07015537
ABSTRACT:
An isolation-less, contact-less nonvolatile memory array has a plurality of memory cells each with a floating gate for the storage of charges thereon, arranged in a plurality of rows and columns. Each memory cell can be of a number of different types. All the bit lines and source lines of the various embodiments are buried and are contact-less. In a first embodiment, each cell can be represented by a stacked gate floating gate transistor coupled to a separate assist transistor. The entire array can be planar; or in a preferred embodiment each of the floating gate transistors is in a trench; or each of the assist transistors is in a trench. In a second embodiment, each cell can be represented by a stacked gate floating gate transistor with the transistor in a trench. In a third embodiment, each cell can be represented by two stacked gate floating gate transistors coupled to a separate assist transistor, positioned between the two stacked gate floating gate transistors. The entire array can be planar; or in a preferred embodiment each of the floating gate transistors is in a trench; or each of the assist transistors is in a trench. Novel methods to manufacture the arrays and methods to program, erase, and read each of these embodiments of the memory cells is disclosed.
REFERENCES:
patent: 5029130 (1991-07-01), Yeh
patent: 6103573 (2000-08-01), Harari et al.
patent: 6329685 (2001-12-01), Lee
patent: 6420231 (2002-07-01), Harari et al.
patent: 6717203 (2004-04-01), Wong et al.
patent: 6747310 (2004-06-01), Fan et al.
patent: 6937514 (2005-08-01), Hasegawa
Yoshida, et al., “A 1Gb Multi-Level AG-AND-Type Flash Memory With 10MB/s Programming Throughput for Mass Storage Application,” 2003 IEEE International Solid State Circuits Conference, Session 16, 10 pgs., (2003).
Sasago, et al., “10-MB/s Multi-Level Programming of Gb-Scale Flash Memory Enabled by New AG-AND Cell Technology,” IEDM 2002, pp. 952-954.
Frayer Jack
Lee Dana
Tran Hieu Van
DLA Piper Rudnick Gray Cary US LLP
Ngo Ngan V.
Silicon Storage Technology, Inc.
LandOfFree
Isolation-less, contact-less array of nonvolatile memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Isolation-less, contact-less array of nonvolatile memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Isolation-less, contact-less array of nonvolatile memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3590627