Electrical computers and digital data processing systems: input/ – Intrasystem connection – Protocol
Reexamination Certificate
2005-03-22
2005-03-22
Rinehart, Mark H. (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Protocol
C710S105000, C370S468000, C709S227000, C709S228000
Reexamination Certificate
active
06871248
ABSTRACT:
An isochronous channel is configured on an interconnect bus between a first device and a second device. A first device requests an isochronous channel, required bandwidth, and a required service window size. If a service window of the required size at the required bandwidth is available, an isochronous bus controller sends the request to the second device. If the second device has a service window of the required size at the required, it accepts the isochronous channel request. The isochronous bus controller can be a collection of isochronous controllers, each controlling a subset of the interconnect bus. The isochronous bus controller then allocates bandwidth to the first device, notifying the first device to begin generating isochronous transactions, controlling access to the bus to ensure the first device does not exceed the bandwidth allocation. Further, the isochronous bus controller terminates the isochronous channel, if the first device stops sending isochronous transactions.
REFERENCES:
patent: 5544324 (1996-08-01), Edem et al.
patent: 5778218 (1998-07-01), Gulick
patent: 5857086 (1999-01-01), Horan et al.
patent: 5987555 (1999-11-01), Alzien et al.
patent: 5991520 (1999-11-01), Smyers et al.
patent: 6201789 (2001-03-01), Witkowski et al.
patent: 6205500 (2001-03-01), Sabotta et al.
patent: 6252886 (2001-06-01), Schwager et al.
patent: 6539081 (2003-03-01), Zakrzewski et al.
patent: 6539450 (2003-03-01), James et al.
patent: 6559675 (2003-05-01), Koo
patent: 6631415 (2003-10-01), James et al.
patent: 6669633 (2003-12-01), Brodsky et al.
patent: 6728821 (2004-04-01), James et al.
patent: 20020018477 (2002-02-01), Katz
patent: 20020083245 (2002-06-01), Van De Meulenhof et al.
patent: 20030202539 (2003-10-01), Fukunaga et al.
PCI-X Addendum to the PCI Local Bus Specification. Revision 1.0. Sep. 22, 1999. pp. 1-2, 13-14, and 199.*
“A Scheme for the Management of Isochronous and Asynchronous Bandwidth in Ring Networks” by Ahmed E. Kamal. Copyright 1994 IEEE. pp. 1398-1407.*
Standards Project P1394 IEEE Draft Standard for a High Performance Serial Bus, IEEE Standards Committee, 2 cover pages, pp. i-ii, 207-212 and 236-242 (Jul. 7, 1995).
Universal Serial Bus Specification Revision 1.0, Compaq, Digital Equipment Corporation, IBM PC Company, Intel, Microsoft, NEC, Northern Telecom, cover page and pp. 2, 54-56 and 67-83 (Jan. 15, 1996).
Cleary Thomas J.
Hewlett--Packard Development Company, L.P.
Rinehart Mark H.
LandOfFree
Isochronous transactions for interconnect busses of a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Isochronous transactions for interconnect busses of a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Isochronous transactions for interconnect busses of a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3399832