Isochronous channel having a linked list of buffers

Details Isochronous channel having a linked list of buffers Isochronous channel having a linked list of buffers

2007-08-07

2007-08-07

Auve, Glenn A. (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

C710S310000

Reissue Patent

active

10845060

ABSTRACT:
A computer system consists of a plurality of nodes, each with an associated local host, coupled together with a plurality of point-to-point links. An isochronous data channel is established within the computer system between a first subset of the plurality of nodes. The isochronous data channel includes a linked list of buffers which are used as temporary storage locations for data transmitted on the isochronous data channel. Each node which is part of the isochronous data channel is configured as a sender or a receiver and data transmissions are commenced. The presence of isochronous data in the channel generates an interrupt which signals a central processing unit (CPU) that data is available. The data is transferred to an associated location within the linked list of buffers and the CPU then moves on to other tasks. In other embodiments, data is transferred using DMA techniques rather than interrupt driven events. Buffers can also be used to transmit isochronous data.

REFERENCES:
patent: 5317692 (1994-05-01), Ashton et al.
patent: 5406559 (1995-04-01), Edem et al.
patent: 5440556 (1995-08-01), Edem et al.
patent: 5452420 (1995-09-01), Engdahl et al.
patent: 5566169 (1996-10-01), Rangan et al.
patent: 5594732 (1997-01-01), Bell et al.
patent: 5594734 (1997-01-01), Worsley et al.
patent: 5617418 (1997-04-01), Shirani et al.
patent: 5668811 (1997-09-01), Worsley et al.
patent: 5754789 (1998-05-01), Nowatzyk et al.
patent: 5815678 (1998-09-01), Hoffman et al.
patent: 6243783 (2001-06-01), Smyers et al.
patent: RE38641 (2004-10-01), Staats et al.
ISO/IEC 13213 ANSI/IEEE Standard 1212, “Information Technology—Microprocessor Systems—Control and Status Registers (CSR) Architecture For Microprocessor Buses”, First Edition, pp. 1-125, (Oct. 5, 1994).
Philips Electronics et al, Digital Interface for Consumer Electronic Audio/Video Equipment Draft Version 2.0, IEEE 1394 Trade Association Meeting, pp. 1-47, Part 2—pp. 1-6, (Oct. 1995).
High Performance Serial Bus Working Group of the Microprocessor and Microcomputer Standards Committee, “P1394 Standard for a High Performance Serial Bus”, P1394 Draft 8.0v3, pp. 1-364, (Oct. 16, 1995).
Apple Computer, Inc., “Interim Draft, Designing PCI Cards and Drivers for Power MacIntosh Computers”, A8 Draft—Preliminary Information, pp. 1-372, (Mar. 9, 1995).

Affiliated with

Also associated with

Rating

Isochronous channel having a linked list of buffers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Isochronous channel having a linked list of buffers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Isochronous channel having a linked list of buffers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3838332