Irregularly structured, low density parity check codes

Details Irregularly structured, low density parity check codes Irregularly structured, low density parity check codes

2005-07-01

2008-11-25

Chase, Shelly A (Department: 2112)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Error/fault detection technique

Reexamination Certificate

active

07458010

ABSTRACT:
An error correction codeword. In one embodiment, an irregularly structured LDPC code ensemble possessing strong overall error performance and attractive storage requirements for a large set of codeword lengths. Embodiments of the invention can offer communication systems with better performance and lower terminal costs due to possible reductions in mandatory non-volatile memory over conventional systems.

REFERENCES:
patent: 6298035 (2001-10-01), Heiskala
patent: 6675012 (2004-01-01), Gray
patent: 6738599 (2004-05-01), Black et al.
patent: 7302629 (2007-11-01), Kyung et al.
patent: 7313752 (2007-12-01), Kyung et al.
patent: 2003/0119481 (2003-06-01), Haverinen et al.
patent: 2004/0097232 (2004-05-01), Haverinen
Olcer, Decoder architecture for array-code-based LDPC codes. Globecom 2003, IEEE Global Telecommunications Conference, Conference Proceedings, San Francisco, CA., Dec. 1-5, 2003 and IEEE Global Telecommunications Conference, New York, NY, Dec. 1, 2003, 7:2046-2050, XP010677717.
MacKay et al., Comparison of constructions of irregular Gallager codes. IEEE Transactions on Communications, IEEE Service Center, Piscataway, NJ, 47(10): Oct. 1999. XP011009518.
Supplementary European Search Report dated Jan. 25, 2008 for EPO Application No. 05760341.
Victor Stolpman et al., “Irregular Structured LDPC Codes,” IEEE C802.16e-04/264, Sep. 20, 2004, pp. 0, 1-22, Nokia, Irving, TX.
Hao Zhong et al., “Design of VLSI Implementation-Oriented LDPC Codes,” © 2003 IEEE, Electrical, Computer and Systems Engineering Department Rensselaer Polytechnic Instiitute, pp. 670-673, Troy, New York, USA.
Ajay Dholakia et al., “Rate-Compatible Low Density Parity-check Codes for Digital Subscriber Lines,” IEEE Communications Society, IBM Zurich Research Laboratory, pp. 415-419, Rüschlikon, Switzerland.
Deepak Sridhara et al., “Low Density Parity Check Codes from Permutation Matrices,” 2001 conference on Information Sciences and Systems, The Johns Hopkins University, Mar. 21-23, 2001, p. 1.
Arvind Sridharan et al., “A Construction for Low Density Parity Check Convolutional Codes Based on Quasi-Cyclic Block Codes,” ISIT 2002, Lausanne, Switzerland, Jun. 30-Jul. 5, 2002, p. 1.
Dale E. Hocevar et al., “LDPC Code Construction with Flexible Hardware Implementation,” DSP Solutions R&D Center, Texas Instruments—Dallas, TX, © 2003 IEEE, pp. 2708-2712, USA.

Affiliated with

Also associated with

Rating

Irregularly structured, low density parity check codes does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Irregularly structured, low density parity check codes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Irregularly structured, low density parity check codes will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4049884