IP placement validation

Details IP placement validation IP placement validation

2005-08-16

2008-12-23

Dinh, Paul (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07469398

ABSTRACT:
A method for defining valid placement of intellectual property (IP) blocks within a platform application specific integrated circuit comprising the steps of (A) extracting IP recorded information for an intellectual property (IP) block to be placed on a platform application specific integrated circuit, (B) extracting device data for the platform application specific integrated circuit and (C) determining one or more valid placement locations for the intellectual property (IP) block based upon the IP recorded information and the device data.

REFERENCES:
patent: 2002/0188910 (2002-12-01), Zizzo
patent: 2005/0235244 (2005-10-01), Byrn et al.
patent: 2006/0193346 (2006-08-01), McKernan

Affiliated with

Also associated with

Rating

IP placement validation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with IP placement validation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and IP placement validation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4023241