Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-08-23
2005-08-23
Whitmore, Stacy A. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C709S201000
Reexamination Certificate
active
06934918
ABSTRACT:
An IP generating system includes an IP (Intellectual Property) providing apparatus and at least one development apparatus. The IP providing apparatus searches for a development apparatus installing a memory compiler to be revised with reference to applied condition data managed by a master database, and transmits the revision information as to the memory compiler to the development apparatus. The system can revise the memory compiler without requiring a user to make a decision as to the necessity of the revision of the memory compiler.
REFERENCES:
patent: 6678874 (2004-01-01), Jochym et al.
patent: 2002/0059053 (2002-05-01), Akita
patent: 2002/0073374 (2002-06-01), Danialy et al.
patent: 1288819 (2003-03-01), None
patent: 2000-305970 (2000-11-01), None
patent: 2001-331537 (2001-11-01), None
Hashizume Takeshi
Tsujihashi Kumiko
Burns Doane , Swecker, Mathis LLP
Lin Sun James
Renesas Technology Corporation
Whitmore Stacy A.
LandOfFree
IP (Intellectual Property) generating system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with IP (Intellectual Property) generating system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and IP (Intellectual Property) generating system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3520425