Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Configuration or pattern of bonds
Patent
1997-02-24
1998-11-17
Thomas, Tom
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Configuration or pattern of bonds
257776, 257691, 257779, 257668, H01L 2328, H01L 2348
Patent
active
058380728
ABSTRACT:
An integrated circuit has a supply node for supplying power to at least one intermediate node coupled to circuitry for receiving power. Rather than transmit power from the supply node to the intermediate node by means of a power bus formed as part of the chip interconnect structure, power is supplied to an external wire which is coupled from the supply to the intermediate node. Other than as connected to the supply node and intermediate node, the wire is electrically isolated from the die.
This structure and method for making the semiconductor package allow power to be distributed within a semiconductor chip without sacrificing valuable chip space and without requiring a special lead frame for distributing the power within the semiconductor chip.
REFERENCES:
patent: 5170312 (1992-12-01), Davies et al.
patent: 5172471 (1992-12-01), Huang
patent: 5276352 (1994-01-01), Komenaka et al.
patent: 5304737 (1994-04-01), Kim
patent: 5473196 (1995-12-01), De Givry
patent: 5587607 (1996-12-01), Yasuda et al.
patent: 5686764 (1997-11-01), Fulcher
patent: 5723906 (1998-03-01), Rush
Li Li-Chun
Liu Lawrence C.
Murray Michael A.
Lee Adrian J.
MacPherson Alan H.
Mosel Vitalic Corporation
Thomas Tom
Williams Alexander Oscar
LandOfFree
Intrachip power distribution package and method for semiconducto does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Intrachip power distribution package and method for semiconducto, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Intrachip power distribution package and method for semiconducto will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-887186