Electrical computers and digital processing systems: memory – Addressing combined with specific memory configuration or... – For multiple memory modules
Patent
1998-02-02
2000-03-14
Cabeca, John W.
Electrical computers and digital processing systems: memory
Addressing combined with specific memory configuration or...
For multiple memory modules
365190, 36523003, 711170, G06F 1206
Patent
active
060386347
ABSTRACT:
A system is disclosed herein for stabilizing the current dissipation, voltage drop, and heating effects related to accessing blocks within first and second storage units of a double memory unit. The system includes a row selection unit located between the first and second storage units, which accesses storage locations of the first and second storage units according to first and second selection signals conducted from the outer extremities of the double memory unit to selected row locations. The blocks at corresponding distances from the outer extremities are numbered differently such that the sum of lengths of signal travel of the first and second selection signals to the numbered blocks remains relatively constant regardless of the block number which is selected for access.
REFERENCES:
patent: 4367538 (1983-01-01), Shimada
patent: 4384347 (1983-05-01), Nakano
patent: 4393472 (1983-07-01), Shimada et al.
patent: 4409679 (1983-10-01), Kurafuji et al.
patent: 4539661 (1985-09-01), Oritani
patent: 4758993 (1988-07-01), Takemae
patent: 5091851 (1992-02-01), Shelton et al.
patent: 5267215 (1993-11-01), Tsujimoto
patent: 5289417 (1994-02-01), Ooishi et al.
patent: 5315548 (1994-05-01), Ooishi et al.
patent: 5327389 (1994-07-01), Seok et al.
patent: 5386385 (1995-01-01), Stephens, Jr.
patent: 5446700 (1995-08-01), Iwase
patent: 5502675 (1996-03-01), Kohno et al.
patent: 5519650 (1996-05-01), Ichimura et al.
patent: 5610871 (1997-03-01), Hidaka
patent: 5946254 (1999-08-01), Tsuchida
patent: 5953281 (1999-09-01), Matoba
patent: 5956279 (1999-09-01), Mo et al.
Y. Kodama, et al., "A 150-MHz 4-Bank 64M-bit SDRAM with Address Incrementing Pipeline Scheme", 1994 IEEE, Symposium on VLSI Circuits Digest of Technical Papers, pp. 81-82.
G. Bronner, et al. "A Fully Planarized 0.25um CMOS Technology for 256Mbit DRAM and Beyond", 1995 Symposium on VLSI Technology Digest of Technical Papers, pp. 15-16.
T. Saeki, et al. "A 2.5ns Clock Access 250MHz 256Mb SDRAM with a Synchronous Mirror Delay", 1996 IEEE International Solid-State Circuits Conference.
T. Kirihata, et al., "Fault-Tolerant Designs for 256 Mb DRAM", IEEE Journal of Solid-State Circuits, vol. 31, No. 4, Apr. 1996, pp. 558-566.
Y. Watanabe, et al., "A 286 mm2 256 Mb DRAM with .times.32 Both-Ends DQ", IEEE Journal of Solid-State Circuits, vol. 31, No. 4, Apr. 1996, pp. 567-574.
J. Yoo, et al., "A 32-Bank 1 Gb Self-Strobing Synchronous DRAM with 1 GByte/s Bandwidth", IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, pp. 1635-1644.
Ji L. Brian
Kirihata Toshiaki
Cabeca John W.
International Business Machines - Corporation
Neff, Esq. Daryl K.
Tzeng Fred F.
LandOfFree
Intra-unit block addressing system for memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Intra-unit block addressing system for memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Intra-unit block addressing system for memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-179643