Intra-row configurability of content addressable memory

Details Intra-row configurability of content addressable memory Intra-row configurability of content addressable memory

2000-06-14

2004-10-05

Bataille, Pierre (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

C711S212000, C365S049130, C365S203000

Reexamination Certificate

active

06801981

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates generally to content addressable memories (CAMs), and more particularly to intra-row configurability of a CAM array.
BACKGROUND
A content addressable memory (CAM) system is a storage system that can be instructed to compare a specific pattern of comparand data with data stored in its associative CAM array. The entire CAM array, or segments thereof, is searched in parallel for a match with the comparand data. The CAM device typically includes a priority encoder to translate the highest priority matching location into a match address or CAM index.
The CAM array has rows of CAM cells that each store a number of bits of a data word. U.S. Pat. No. 5,440,715 describes a technique for expanding the width of the data words beyond that of a single row of CAM cells. This inter-row configurability provides flexibility in the use of the single CAM array to store data words larger than that available in a single addressable row of CAM cells.
It would be desirable to have a CAM system that includes intra-row configurability to provide additional flexibility in the use of a single CAM array to be used in multiple array configurations. Intra-row configurability is the ability to access and operate upon one or more segments of rows of CAM cells.
SUMMARY OF THE INVENTION
A CAM system having intra-row configurability is disclosed. For one embodiment, the CAM system includes a CAM array having a number of rows of CAM cells each segmented into row segments. Each row segment includes a number of CAM cells coupled to a corresponding match line segment. Individual row segments or groups of row segments are uniquely addressable by address logic in response to configuration information that indicates a width and depth configuration of the CAM array. The configuration information may be stored in a configuration register. Data may be communicated with an addressed row segment or group of row segments using data access circuitry. Priority encoding circuitry may be included to generate the address of a row segment or group of row segments that stores data matching comparand data in response to the configuration information. Match flag logic may also be included to determine when comparand data matches data stored in one of the row segments or one of the groups of row segments in response to the configuration information. Additionally, multiple match flag logic may be included to determine when comparand data matches data stored in each of a plurality of row segments and to determine when comparand data matches data stored in each of a plurality of groups of row segments in response to the configuration information.
Other objects, features, and advantages of the present invention will be apparent from the accompanying drawings and from the detailed description that follows below.


REFERENCES:
patent: 4159538 (1979-06-01), Motsch
patent: 5325501 (1994-06-01), Carlstedt
patent: 5444649 (1995-08-01), Nemirovsky
patent: 5576985 (1996-11-01), Holtz
patent: 5613136 (1997-03-01), Casavant et al.
patent: 5706224 (1998-01-01), Srinivasan et al.
patent: 5717901 (1998-02-01), Sung et al.
patent: 5943252 (1999-08-01), Schultz et al.
patent: 5999435 (1999-12-01), Henderson et al.
patent: 6098147 (2000-08-01), Mizuhara
patent: 6122702 (2000-09-01), Pelagalli et al.
patent: 6125049 (2000-09-01), Nataraj
patent: 6137707 (2000-10-01), Srinivasan et al.
patent: 6147891 (2000-11-01), Nataraj
patent: 6148364 (2000-11-01), Srinivasan et al.
patent: 6154384 (2000-11-01), Nataraj et al.
patent: 6166938 (2000-12-01), Wong
patent: 6166939 (2000-12-01), Nataraj et al.
patent: 6175513 (2001-01-01), Khanna
patent: 6175514 (2001-01-01), Henderson et al.
patent: 6191969 (2001-02-01), Pereira
patent: 6191970 (2001-02-01), Pereira
patent: 6199140 (2001-03-01), Srinivasan et al.
patent: 6219748 (2001-04-01), Srinivasan et al.
patent: 6229742 (2001-05-01), Srinivasan et al.
patent: 6237061 (2001-05-01), Srinivasan et al.
patent: 6240000 (2001-05-01), Sywyk et al.
patent: 6240485 (2001-05-01), Srinivasan et al.
patent: 6243280 (2001-06-01), Wong et al.
patent: 6243281 (2001-06-01), Pereira
patent: 6249467 (2001-06-01), Pereira et al.
patent: 6275426 (2001-08-01), Srinivasan et al.
patent: 6310880 (2001-10-01), Waller
patent: 6317350 (2001-11-01), Pereira et al.
patent: 6324087 (2001-11-01), Pereira
patent: 6370613 (2002-04-01), Diede et al.
patent: 6374326 (2002-04-01), Kansal et al.
patent: 6381673 (2002-04-01), Srinivasan et al.
patent: 6393514 (2002-05-01), Khanna et al.
patent: 6418042 (2002-07-01), Srinivasan et al.
patent: 6430074 (2002-08-01), Srinivasan
patent: 6438674 (2002-08-01), Perloff
patent: 6445628 (2002-09-01), Pereira et al.
patent: 6460112 (2002-10-01), Srinivasan et al.
patent: 6493793 (2002-12-01), Pereira et al.
patent: 6499081 (2002-12-01), Nataraj et al.
patent: 6539455 (2003-03-01), Khanna et al.
patent: 6542391 (2003-04-01), Pereira et al.
patent: 6564289 (2003-05-01), Srinivasan et al.
patent: 6567340 (2003-05-01), Nataraj et al.
patent: 6574702 (2003-06-01), Khanna et al.
patent: 6591331 (2003-07-01), Khanna
patent: 6678786 (2004-01-01), Srinivasan et al.
patent: 6687785 (2004-02-01), Pereira
patent: 6697911 (2004-02-01), Srinivasan et al.
patent: 6711049 (2004-03-01), Hsu et al.
patent: 2002/0129198 (2002-09-01), Nataraj et al.
patent: 2002/0161969 (2002-10-01), Nataraj et al.
patent: 0858077 (1998-08-01), None
patent: WO99/23663 (1999-05-01), None
PCT International Search Report for PCT Int'l Appln No. US01/40954, mailed Feb. 6, 2002 (7 pages).

Affiliated with

Also associated with

Rating

Intra-row configurability of content addressable memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Intra-row configurability of content addressable memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Intra-row configurability of content addressable memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3320072