Patent
1993-09-07
1999-03-30
Ellis, Richard L.
395591, 39518209, G06F 946
Patent
active
058900039
ABSTRACT:
A computer system in a fault-tolerant configuration employs three identical CPUs executing the same instruction stream, with two identical, self-checking memory modules storing duplicates of the same data. Memory references by the three CPUs are made by three separate busses connected to three separate ports of each of the two memory modules. The three CPUs are loosely synchronized, as by detecting events such as memory references and stalling any CPU ahead of others until all execute the function simultaneously; interrupts can be synchronized by ensuring that all three CPUs implement the interrupt at the same point in their instruction stream. Memory references via the separate CPU-to-memory busses are voted at the three separate ports of each of the memory modules. I/O functions are implemented using two identical I/O busses, each of which is separately coupled to only one of the memory modules. A number of I/O processors are coupled to both I/O busses.
REFERENCES:
patent: 3602900 (1971-08-01), Delaigue et al.
patent: 3681578 (1972-08-01), Stevens
patent: 3735356 (1973-05-01), Harold et al.
patent: 3761834 (1973-09-01), Avsan et al.
patent: 3761884 (1973-09-01), Avsan et al.
patent: 3810119 (1974-05-01), Zieve et al.
patent: 3828321 (1974-08-01), Wilber et al.
patent: 3833798 (1974-09-01), Huber et al.
patent: 3848116 (1974-11-01), Moder et al.
patent: 3921149 (1975-11-01), Kreis et al.
patent: 4015243 (1977-03-01), Kurpanek et al.
patent: 4015246 (1977-03-01), Hopkins, Jr. et al.
patent: 4034347 (1977-07-01), Probert, Jr.
patent: 4187538 (1980-02-01), Douglas et al.
patent: 4224664 (1980-09-01), Trinchieri
patent: 4228496 (1980-10-01), Katzman et al.
patent: 4234920 (1980-11-01), Van Ness et al.
patent: 4253144 (1981-02-01), Bellamy et al.
patent: 4257097 (1981-03-01), Moran
patent: 4315310 (1982-02-01), Bayliss et al.
patent: 4316245 (1982-02-01), Luu et al.
patent: 4321666 (1982-03-01), Tasar et al.
patent: 4330826 (1982-05-01), Whiteside et al.
patent: 4358823 (1982-11-01), McDonald et al.
patent: 4375683 (1983-03-01), Wensley
patent: 4380046 (1983-04-01), Fung
patent: 4392196 (1983-07-01), Glenn et al.
patent: 4392199 (1983-07-01), Schmitter et al.
patent: 4399504 (1983-08-01), Obermarck et al.
patent: 4402045 (1983-08-01), Kvol
patent: 4412218 (1983-10-01), Niitsu
patent: 4412281 (1983-10-01), Works
patent: 4414624 (1983-11-01), Summer, Jr. et al.
patent: 4426681 (1984-01-01), Bacot et al.
patent: 4430707 (1984-02-01), Kim
patent: 4432051 (1984-02-01), Bogaert et al.
patent: 4438494 (1984-03-01), Budde et al.
patent: 4453215 (1984-06-01), Reid
patent: 4455605 (1984-06-01), Cormier et al.
patent: 4458307 (1984-07-01), McAnlis et al.
patent: 4493019 (1985-01-01), Kim et al.
patent: 4497059 (1985-01-01), Smith
patent: 4541094 (1985-09-01), Stiffler et al.
patent: 4564903 (1986-01-01), Guyette
patent: 4570261 (1986-02-01), Maher
patent: 4577272 (1986-03-01), Ballow
patent: 4589066 (1986-05-01), Lam et al.
patent: 4591977 (1986-05-01), Nissen et al.
patent: 4597084 (1986-06-01), Dynneson et al.
patent: 4607365 (1986-08-01), Greig et al.
patent: 4616312 (1986-10-01), Uebel
patent: 4633394 (1986-12-01), Georgiou
patent: 4638427 (1987-01-01), Martin
patent: 4644498 (1987-02-01), Bedard et al.
patent: 4646231 (1987-02-01), Green et al.
patent: 4648035 (1987-03-01), Fava et al.
patent: 4654857 (1987-03-01), Samson et al.
patent: 4661900 (1987-04-01), Chen et al.
patent: 4667287 (1987-05-01), Allen et al.
patent: 4672535 (1987-06-01), Katzman et al.
patent: 4683570 (1987-07-01), Bedard et al.
patent: 4703452 (1987-10-01), Abrant et al.
patent: 4709325 (1987-11-01), Yajima
patent: 4733353 (1988-03-01), Jaswa
patent: 4751639 (1988-06-01), Corcoran et al.
patent: 4757442 (1988-07-01), Sakata
patent: 4757505 (1988-07-01), Marrington et al.
patent: 4763333 (1988-08-01), Byrd
patent: 4774709 (1988-09-01), Tulplue et al.
patent: 4779008 (1988-10-01), Kessels
patent: 4783731 (1988-11-01), Miyzaki et al.
patent: 4783733 (1988-11-01), Greig et al.
patent: 4785453 (1988-11-01), Chandran et al.
patent: 4794601 (1988-12-01), Kikuchi
patent: 4799008 (1989-01-01), Kessels
patent: 4799140 (1989-01-01), Dietz et al.
patent: 4800462 (1989-01-01), Zacher et al.
patent: 4805107 (1989-02-01), Kieckhafer et al.
patent: 4816900 (1989-03-01), Tokanaga et al.
patent: 4819159 (1989-04-01), Shipley et al.
patent: 4823256 (1989-04-01), Bishop et al.
patent: 4827401 (1989-05-01), Hrnstich et al.
patent: 4831520 (1989-05-01), Rubinfeld et al.
patent: 4845419 (1989-07-01), Hacker
patent: 4847837 (1989-07-01), Morales et al.
patent: 4849979 (1989-07-01), Maccianti
patent: 4853872 (1989-08-01), Shimoi
patent: 4868818 (1989-09-01), Madan et al.
patent: 4868826 (1989-09-01), Smith et al.
patent: 4868832 (1989-09-01), Marrington et al.
patent: 4873685 (1989-10-01), Millis, Jr.
patent: 4879716 (1989-11-01), McNally
patent: 4907232 (1990-03-01), Harper et al.
patent: 4912698 (1990-03-01), Bitzinger
patent: 4914657 (1990-04-01), Walter et al.
patent: 4933940 (1990-06-01), Walter
patent: 4959774 (1990-09-01), Davis
patent: 4965717 (1990-10-01), Cutts, Jr. et al.
patent: 5018148 (1991-05-01), Patel et al.
patent: 5020059 (1991-05-01), Gorin et al.
patent: 5239641 (1993-08-01), Horst
S. Chang, "Multiple-Read Single Write Memory and its Applications", IEEE Transactions on Computers, Aug. 1990, pp. 689-694.
D. Nadel, Closely Coupled asynchronous hierarchical and parallel processing in an open architecture, The 12th Annual International Symposium on Computer Architecture, Conference Proceedings, Boston, MA, Jun. 17-19, 1985 pp. 215-220.
Cohen, E.I., "Storage Hierarchies," IBM Systems Journal, 1989.
McConnel, Stephen R., "Synchronization and Voting," IEEE 1981.
McCluskey, E.J., "Comparative Architecture of High-Availability Computer Systems," IEEE, Digest of Papers, COMP-CON, Spring 1977.
Smith, T. Basil, III, "Architectural Description of a Fault-Tolerant Multiprocessor Engineering Prototype," IEEE 1978.
Smith, Basil T., "High Performance Fault Tolerant Real Time Computer Architecture," IEEE 1986.
Tolerant Systems, Eternity Series System Summary, Revision 2.0. Jan. 1984.
Weinstock, Charles B., "SIFT:Systems Design and Implementaion," IEEE 1980.
Wensley, John H., "Fault Tolerant Systems Can Prevent Timing Problems," Computer Design, Nov. 1982.
Davies & Wakerly, "Synchronization and Matching Redundant Systems," IEEE Trans. on Computers, Jun. 1978, pp. 531-539.
Yoneda et al, "Implementation of Interrupt Handler for Loosley-Synchronized TMR Systems," PRoc. 15th Ann. Symp. on Fault-Tolerant Computing, Jun. '85, p. 246.
McConnel & Siewiorek, "Synchronizing and Voting", IEEE Trans on Computers, Feb. 1981, pp. 161-164.
Smith, "High-Performance Fault Tolerant Real Time Computer Architecture Proc. 16th Annual Symposium on Fault-Tolerant Computing", Jul. 1986, pp. 14-19.
Weinstock, "SIFT: System Design and Implementation", Proc. 10th Annual Symposium on Fault-Tolerant Computing, Oct. 1980, pp. 75-77.
Philip H. Enslow, Jr., "Multiprocessors and Parallel Processing", Pub. by John Wiley & Sons; 1974; pp. 28-33.
Hopkins, Jr., "A Fault-Tolerant Information Processing Concept for Space Vehicles", IEEE Trans. on Computers, Nov. 1971, pp. 1394-1403.
Sklaroff, "Redundancy Management Technique for Space Shuttle Computers", IBM J. of Res. Develop., Jan. 1976, pp. 20-28.
Kilmer et al, "Comparison of Synchronization Techniques for Redundant Computers Sets", Report by IBM Fed. Sys. Div., dated 22 Mar. 1974, pp. 1-68.
"Computer System Isolates Faults", Computer Design, Nov. 1983, 7 pages (reprint).
Product Brochure, "Tolerant Systems `Eternity.TM. Series` Computer Systems"; Jan. 1984; 6 pages.
Product Brochure, "BiiN 60.sup..TM. System--Technical Overview"; dated 1988; 23 pages.
Product Brochure, "NCR 9800 System--Technical Overview"; Copyright 1986, 44 pages.
Daniel Davies and John Wakerly; Synchronization and Matching in Redundant Systems; IEEE Trans. on Computers; Jun. 1978; pp. 531-539.
Yoneda, Suzuoka and Tohma; "Implementation of Interrupt Handler for Loosely-Synchronized TMR Systems"; IEEE Trans. on Computers; 1985; pp. 246-251.
Stephen R. M
Allison John David
Cutts, Jr. Richard W.
Debacker Kenneth C.
Horst Robert W.
Jewett Douglas E.
Ellis Richard L.
Tandem Computers Incorporated
LandOfFree
Interrupts between asynchronously operating CPUs in fault tolera does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interrupts between asynchronously operating CPUs in fault tolera, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interrupts between asynchronously operating CPUs in fault tolera will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1223876