Interrupt steering circuit for PCI bus

Electrical computers and digital data processing systems: input/ – Interrupt processing – Programmable interrupt processing

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

710260, G06F 948, G06F 1314

Patent

active

061157805

ABSTRACT:
In an interrupt steering circuit for a computer system having a PCI bus connected to four expansion slots, a controller includes a non-volatile memory previously storing a selection information of an initialization device select signal. Four selectors are provided to the four expansion slots, respectively. Each of the selectors is controlled by the controller on the basis of the selection information of the non-volatile memory for selecting one bit of an address/data bus of the PCI bus to supply the selected bit to a corresponding one of the "n" expansion slots. The non-volatile memory is rewritable in a software manner by the computer system, so that the device number of the devices connected to the expansion slots can be changed on the basis of the value set in the non-volatile memory.

REFERENCES:
patent: 4930070 (1990-05-01), Yonekura et al.
patent: 4933846 (1990-06-01), Humphrey
patent: 5473757 (1995-12-01), Sexton
patent: 5673400 (1997-09-01), Kenny
patent: 5752043 (1998-05-01), Suzuki

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Interrupt steering circuit for PCI bus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interrupt steering circuit for PCI bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interrupt steering circuit for PCI bus will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2223347

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.