Electrical computers and digital data processing systems: input/ – Interrupt processing
Patent
1997-10-20
1999-08-24
Ray, Gopal C.
Electrical computers and digital data processing systems: input/
Interrupt processing
710262, 710266, G06F 1324
Patent
active
059419768
ABSTRACT:
An interrupt circuit on a first integrated circuit receives a plurality of interrupt request signals, at least one of which is provided over a bus. A interrupt synchronization control circuit receives an update synchronization signal, indicating when a value of one of the interrupt requests provided to the interrupt circuit has been updated. The interrupt synchronization control circuit also receives an end of interrupt from a processor. The interrupt synchronization control circuit prevents the interrupt circuit from reevaluating its interrupt request signals based on the end of interrupt until after a next update synchronization signal is received, thus synchronizing the reevaluating of interrupt requests to receipt of updated interrupt request information.
REFERENCES:
patent: 4941081 (1990-07-01), Kumar et al.
patent: 5410710 (1995-04-01), Sarangdhar et al.
patent: 5515530 (1996-05-01), Eskandari
Intel, "82371FB (PIIX) and 82371SB (PIIX3) PCI ISA IDE Xcelerator", May 1996, pp. 1-118.
Common Architecture, "Desktop PC/AT systems", Mar. 21, 1996, Version .93 Preliminary, pp. 1-26.
Advanced Micro Devices, "AM7968/Am7969 TAXIchip.TM. Article Reprints", Jan. 22, 1987, pp. 1-77, particularly pp. 67-72.
National Semiconductor, "PC87306 SuperI/O.TM. Enhanced Sidewinder Lite Floppy Disk Controller, Keyboard Controller, Real-Time Clock, Dual UARTs, Infrared Interface, IEEE 1284 Parallel Port, and IDE Interface", Preliminary--Nov. 1995, pp. 1-110.
Intel, "8259A Programmable Interrupt Controller 8259A/8259A-2/8259A-8," Oct. 1996, pp. 2-234 through 2-257.
Messmer, Hans-Peter, "The Indispensable PC Hardware Book: Your Hardware Questions Answered, Second Edition," published by Addison-Wesely, Harlow, England, 1995, pp. 5-57 through 5-73.
Advanced Micro Devices , Inc.
Ray Gopal C.
LandOfFree
Interrupt request deassertion interlock mechanism does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interrupt request deassertion interlock mechanism, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interrupt request deassertion interlock mechanism will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-462576