Interrupt-related circuits, systems, and processes

Details Interrupt-related circuits, systems, and processes Interrupt-related circuits, systems, and processes

2011-04-26

2011-04-26

Dang, Khanh (Department: 2111)

Electrical computers and digital data processing systems: input/

Interrupt processing

Multimode interrupt processing

C710S262000

Reexamination Certificate

active

07934036

ABSTRACT:
An electronic interrupt circuit includes an interrupt-related input line, a security-related status input line, a context-related status input line, and a conversion circuit having plural interrupt-related output lines and selectively operable in response to an interrupt-related signal on said interrupt-related input line depending on an active or inactive status of each of said security-related status input line and said context-related status input line.

REFERENCES:
patent: 5630052 (1997-05-01), Shah
patent: 5721922 (1998-02-01), Dingwall
patent: 5943507 (1999-08-01), Cornish et al.
patent: 5995745 (1999-11-01), Yodaiken
patent: 6421754 (2002-07-01), Kau et al.
patent: 6466962 (2002-10-01), Bollella
patent: 6807595 (2004-10-01), Khan et al.
patent: 6944699 (2005-09-01), Bugnion et al.
patent: 7020879 (2006-03-01), Nemirovsky et al.
patent: 7117284 (2006-10-01), Watt et al.
patent: 7120771 (2006-10-01), Dahan et al.
patent: 7165134 (2007-01-01), Kardach
patent: 7237081 (2007-06-01), Dahan et al.
patent: 7325146 (2008-01-01), Nalawadi et al.
patent: 7730248 (2010-06-01), Goss et al.
patent: 2003/0005417 (2003-01-01), Gard et al.
patent: 2003/0204655 (2003-10-01), Schmisseur et al.
patent: 2004/0105298 (2004-06-01), Symes
patent: 2004/0153807 (2004-08-01), Watt et al.
patent: 2004/0236879 (2004-11-01), Croxford et al.
patent: 2005/0005072 (2005-01-01), Pruvost et al.
patent: 2005/0005073 (2005-01-01), Pruvost et al.
patent: 2005/0010728 (2005-01-01), Piry et al.
patent: 2005/0081020 (2005-04-01), Volp
patent: 2005/0114616 (2005-05-01), Tune et al.
patent: 2005/0251806 (2005-11-01), Auslander et al.
patent: 2007/0150771 (2007-06-01), Penton et al.
patent: 2007/0150780 (2007-06-01), Shimooka
patent: 2007/0226795 (2007-09-01), Conti et al.
patent: 2007/0294496 (2007-12-01), Goss et al.
patent: 2008/0046621 (2008-02-01), Okino et al.
patent: 2008/0086769 (2008-04-01), Conti
patent: 2008/0162770 (2008-07-01), Titiano et al.
patent: 2008/0163353 (2008-07-01), Conti
patent: 2008/0163358 (2008-07-01), Conti
patent: 2009/0158011 (2009-06-01), Jennings et al.
patent: 2010/0122008 (2010-05-01), Goss et al.
Krewell, Kevin “ARM Opens Up to SMP,” Microprocessor Report May 24, 2004, pp. 1-4.
ARM, “Cortex (TM)-M3 Revision: r1p1,” Technical Reference Manual, pp. 7-3, 7-4, 2005, 2006.
PCT, Written Opinion of the International Searching Authority, mailed Dec. 23, 2008, PCT/US2008/063003.
European Patent Office, European Search Report, dated Dec. 28, 2009, App. Number EP 09 15 5494.
Intel Corporation and NTT DoCoMo, Inc., “Open and Secure Terminal Initiative (OSTI) Architecture Specification,” Revision 1.00, Oct. 16, 2006.

Affiliated with

Also associated with

Rating

Interrupt-related circuits, systems, and processes does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interrupt-related circuits, systems, and processes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interrupt-related circuits, systems, and processes will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2728224