Electrical computers and digital data processing systems: input/ – Interrupt processing – Multimode interrupt processing
Reexamination Certificate
2008-04-10
2010-06-01
Dang, Khanh (Department: 2111)
Electrical computers and digital data processing systems: input/
Interrupt processing
Multimode interrupt processing
Reexamination Certificate
active
07730248
ABSTRACT:
An electronic configuration circuit includes a processing circuit (2610) operable for executing instructions and responsive to interrupt requests and operable in a plurality of execution environments (EE) selectively wherein a said execution environment (EE) is activated or suspended, a first configuration register (SCR) coupled to the processing circuit (2610) for identifying the interrupt request as an ordinary interrupt request IRQ when the execution environment (EE) is activated (EE_Active); and a second configuration register (SSM_FIQ_EE_y) for associating an identification of that execution environment (EE) with the same interrupt request, the processing circuit (2610) coupled (5910) to the second configuration register (SSM_FIQ_EE_y) to respond to the same interrupt request as a more urgent type of interrupt request when that execution environment (EE) is suspended (5920).
REFERENCES:
patent: 4860190 (1989-08-01), Kaneda et al.
patent: 5371857 (1994-12-01), Takagi
patent: 5452462 (1995-09-01), Matsuura et al.
patent: 5721922 (1998-02-01), Dingwall
patent: 5995745 (1999-11-01), Yodaiken
patent: 6446221 (2002-09-01), Jaggar et al.
patent: 6466962 (2002-10-01), Bollella
patent: 6807595 (2004-10-01), Khan et al.
patent: 6917997 (2005-07-01), Bhagat
patent: 6948098 (2005-09-01), Pillay et al.
patent: 6952749 (2005-10-01), Kim
patent: 7020879 (2006-03-01), Nemirovsky et al.
patent: 7117284 (2006-10-01), Watt et al.
patent: 7120771 (2006-10-01), Dahan et al.
patent: 7165134 (2007-01-01), Kardach
patent: 7237081 (2007-06-01), Dahan et al.
patent: 7302511 (2007-11-01), Jeyasingh et al.
patent: 7305712 (2007-12-01), Watt et al.
patent: 7325146 (2008-01-01), Nalawadi et al.
patent: 7370210 (2008-05-01), Symes
patent: 7546406 (2009-06-01), Armstrong et al.
patent: 2002/0166018 (2002-11-01), Kim
patent: 2003/0005417 (2003-01-01), Gard et al.
patent: 2003/0025689 (2003-02-01), Kim
patent: 2003/0204655 (2003-10-01), Schmisseur et al.
patent: 2004/0105298 (2004-06-01), Symes
patent: 2004/0153807 (2004-08-01), Watt et al.
patent: 2004/0236879 (2004-11-01), Croxford et al.
patent: 2005/0114616 (2005-05-01), Tune et al.
patent: 2005/0251806 (2005-11-01), Auslander et al.
patent: 2007/0226795 (2007-09-01), Conti et al.
patent: 2007/0294496 (2007-12-01), Goss et al.
patent: 2008/0086769 (2008-04-01), Conti
patent: 2008/0163353 (2008-07-01), Conti
patent: 2008/0163358 (2008-07-01), Conti
A Novel Hardware Assisted Full Virtualization Technique, Chen et al., IEEE Computer Society, 2008.
Krewell, Kevin, “ARM Opens Up to SMP,” Microprocessor Report May 24, 2004, pp. 1-4.
ARM: “Virtualization Extensions Architecture Overview Specification,” Dec. 12, 2007, pp. 1, 7-9, 17, 28.
Conti Gregory
Goss Steven
Brady III Wade J.
Dang Khanh
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Interrupt morphing and configuration, circuits, systems and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interrupt morphing and configuration, circuits, systems and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interrupt morphing and configuration, circuits, systems and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4245096