Electrical computers and digital processing systems: virtual mac – Task management or control – Process scheduling
Reexamination Certificate
2006-03-21
2008-12-16
Donaghue, Larry D (Department: 2154)
Electrical computers and digital processing systems: virtual mac
Task management or control
Process scheduling
C712S023000
Reexamination Certificate
active
07467385
ABSTRACT:
A multi-streaming processor has a plurality of streams for streaming one or more instruction threads, a set of functional resources for processing instructions from streams, and interrupt handler logic. The logic detects and maps interrupts and exceptions to one or more specific streams. In some embodiments one interrupt or exception may be mapped to two or more streams, and in others two or more interrupts or exceptions may be mapped to one stream. Mapping may be static and determined at processor design, programmable, with data stored and amendable, or conditional and dynamic, the interrupt logic executing an algorithm sensitive to variables to determine the mapping. Interrupts may be external interrupts generated by devices external to the processor software (internal) interrupts generated by active streams, or conditional, based on variables. After interrupts are acknowledged streams to which interrupts or exceptions are mapped are vectored to appropriate service routines. In a synchronous method no vectoring occurs until all streams to which an interrupt is mapped acknowledge the interrupt.
REFERENCES:
patent: 4197579 (1980-04-01), Forsman et al.
patent: 4200927 (1980-04-01), Hughes et al.
patent: 5142676 (1992-08-01), Fried et al.
patent: 5309173 (1994-05-01), Izzi et al.
patent: 5321823 (1994-06-01), Grundmann et al.
patent: 5361337 (1994-11-01), Okin
patent: 5390307 (1995-02-01), Yoshida
patent: 5461722 (1995-10-01), Goto
patent: 5511210 (1996-04-01), Nishikawa et al.
patent: 5535365 (1996-07-01), Barriuso et al.
patent: 5542088 (1996-07-01), Jennings, Jr. et al.
patent: 5546593 (1996-08-01), Kimura et al.
patent: 5561776 (1996-10-01), Popescu et al.
patent: 5572704 (1996-11-01), Bratt et al.
patent: 5600837 (1997-02-01), Artieri
patent: 5604877 (1997-02-01), Hoyt et al.
patent: 5632025 (1997-05-01), Bratt et al.
patent: 5649144 (1997-07-01), Gostin et al.
patent: 5694572 (1997-12-01), Ryan
patent: 5701432 (1997-12-01), Wong et al.
patent: 5713038 (1998-01-01), Motomura
patent: 5737590 (1998-04-01), Hara
patent: 5745778 (1998-04-01), Alfieri
patent: 5748468 (1998-05-01), Notenboom et al.
patent: 5758142 (1998-05-01), McFarling et al.
patent: 5784613 (1998-07-01), Tamirsa
patent: 5812811 (1998-09-01), Dubey et al.
patent: 5815733 (1998-09-01), Anderson et al.
patent: 5852726 (1998-12-01), Lin et al.
patent: 5860017 (1999-01-01), Sharangpani et al.
patent: 5867725 (1999-02-01), Fung et al.
patent: 5913049 (1999-06-01), Shiell et al.
patent: 5913054 (1999-06-01), Mallick et al.
patent: 5933627 (1999-08-01), Parady
patent: 5946711 (1999-08-01), Donnelly
patent: 5987492 (1999-11-01), Yue
patent: 6016542 (2000-01-01), Gottleib et al.
patent: 6018759 (2000-01-01), Doing et al.
patent: 6029228 (2000-02-01), Cai et al.
patent: 6052708 (2000-04-01), Flynn et al.
patent: 6061710 (2000-05-01), Eickemeyer et al.
patent: 6076157 (2000-06-01), Borkenhagen et al.
patent: 6105127 (2000-08-01), Kimura et al.
patent: 6115802 (2000-09-01), Tock et al.
patent: 6119203 (2000-09-01), Snyder et al.
patent: 6192384 (2001-02-01), Dally et al.
patent: 6212544 (2001-04-01), Borkenhagen et al.
patent: 6260077 (2001-07-01), Rangarajan et al.
patent: 6260138 (2001-07-01), Harris
patent: 6266752 (2001-07-01), Witt et al.
patent: 6272624 (2001-08-01), Giacalone et al.
patent: 6308261 (2001-10-01), Morris et al.
patent: 6356996 (2002-03-01), Adams
patent: 6430593 (2002-08-01), Lindsley
patent: 6442675 (2002-08-01), Derrick et al.
patent: 6487571 (2002-11-01), Voldman
patent: 6493749 (2002-12-01), Paxhia et al.
patent: 6502185 (2002-12-01), Keller et al.
patent: 6535905 (2003-03-01), Kalafatis et al.
patent: 6792524 (2004-09-01), Peterson et al.
patent: 7020879 (2006-03-01), Nemirovsky et al.
patent: 7035997 (2006-04-01), Musoll et al.
patent: 2002/0062435 (2002-05-01), Nemirovsky et al.
patent: 2003/0084269 (2003-05-01), Drysdale et al.
patent: 2007/0143580 (2007-06-01), Musoll et al.
patent: 2007/0294702 (2007-12-01), Melvin et al.
patent: 2008/0040577 (2008-02-01), Nemirovsky et al.
patent: 0764900 (1996-09-01), None
patent: 0806730 (1997-11-01), None
patent: 0827071 (1998-03-01), None
patent: 0953903 (1999-11-01), None
patent: 2103630 (1988-10-01), None
patent: 63254530 (1988-10-01), None
patent: 4335431 (1992-11-01), None
patent: 546379 (1993-02-01), None
patent: 09506752 (1997-06-01), None
patent: 1011301 (1998-01-01), None
patent: 10124316 (1998-05-01), None
patent: 10207717 (1998-08-01), None
patent: WO9427216 (1994-11-01), None
patent: 2321984 (1998-06-01), None
patent: WO0023891 (2000-04-01), None
patent: WO0036487 (2000-06-01), None
Tanenbaum, Andrew S. “Structured Computer Organization.” 2nd Edition, 1984, Prentice-Hall, pp. 10-12 and 204-221.
U.S. Appl. No. 09/592,106, filed Jun. 12, 2000, Melvin et al.
U.S. Appl. No. 09/595,776, filed Jun. 16, 2000, Musoll et al.
U.S. Appl. No. 09/629,805, filed Jul. 31, 2000, Nemirovsky et al.
Nemirovsky, Mario D., “DISC: A Dynamic Instruction Stream Computer,” 1990, UMI, Ann Arbor, MI.
Diefendorff, Keith, “Compaq Chooses SMT for Alpha,” Dec. 6, 1999, Microprocessor Report.
Diefendorff, Keith, “WinChip 4 Thumbs Nose At ILP,” Microprocessor Report, Dec. 7, 1998, vol. 12, No. 16.
Diefendorff, Keith, “Jalapeño Powers Cyrix's M3,” Microprocessor Report, Nov. 16, 1998, vol. 12, No. 15.
Slater, Michael, “Rise Joins x86 Fray with mP6,” Microprocessor Report, Nov. 16, 1998, vol. 12, No. 15.
Eggers et al., “Simultaneous Multithreading: A Platform for Next-Generation Processors,” IEEE Mirco, Sep./Oct. 1997.
Becker et al., “The PowerPC 601 Microprocessor,” IEEE Micro, Oct. 1993.
Yamamoto, Wayne, “An Analysis of Multistreamed, Superscalar Processor Architectures,” University of California Santa Barbara Dissertation. Dec. 1995. Santa Barbara, US.
“Parallel Long Move Instruction.” IBM Technical Disclosure Bulletin. IBM Corp, New York, US. vol. 33, No. 10A. Mar. 1, 1991. pp. 21-22. XP000109942 ISSN: 0018-8689.
Plant et al. “Data Length Calculation Hardware.” IBM Technical Disclosure Bulletin, IBM Corp. New York, US. vol. 19, No. 1, Jun. 1, 1976. pp. 55-56. XP002333145. ISSN: 0018-8689.
Grunewald et al. “Towards Extremely Fast Context Switching in a Block Multithreaded Processor.” Proceedings of EUROMICRO 22, 1996. pp. 592-599.
Bradford et al. “Efficient Synchronization for Multithreaded Processors.” Workshop on Multithreaded Execution, Architecture, and Compilation. Jan.-Feb. 1998. pp. 1-4.
Tullsen et al. Supporting Fine Grained Synchronization on a Simultaneous Multithreading Processor, USCD CSE Technical Report CS 98-587, Jun. 1998, all pages, US
Fiske et al. Thread prioritization: A Thread Scheduling Mechanism for Multiple-Context Parallel Processors. Proceedings of the First IEEE Symposium on High-Performance Computer Architecture. Jan. 1995. pp. 210-221. Raleigh, NC, US.
Yamamoto et al. “Performance Estimation of Multistreamed, Superscalar Processors,” 27nd Annual Hawaii International Conference on Systems Sciences, 1994, pp. 195-204, IEEE.
Yoaz et al. “Speculation Techniques for Improving Load Related Instruction Scheduling,” 1999, pp. 42-53, IEEE.
Kessler, R.E., “The Alpha 21264 Microprocessor: Out-of-Order Execution at 600 Mhz”, Aug. 1998, COMPAQ Computer Corporation, Shrewsbury, MA, USA.
Nemirovsky et al. Quantitative Study on Data Caches on a Multistreamed Architecture Proceedings of the MTEAC'98 (In conjunction with HPCA-4), Las Vegas, Nevada, Feb., 1998. http://citeseer.ist.psu.edu.nemirovsky98quantitative.html.
Li et al. Design and Implementation of a Multiple-Instruction-Stream Multiple-Execution-Pipeline Architecture. Seventh IASTED International Conference on Parallel and Distributed Computing and Systems, pp. 477-480, Oct. 1995.
Donaldson et al. “DISC: Dynamic Instruction Stream Computer, An Evaluation of Performance.” 26th Hawaii Conference on Systems Sciences. vol. 1. 1993. pp. 448-456.
Thekkath et al. The Effec
Nemirovsky Adolfo M
Nemirovsky Mario D
Sankar Narendra
Donaghue Larry D
MIPS Technologies Inc.
Sterne Kessler Goldstein & Fox P.L.L.C.
LandOfFree
Interrupt and exception handling for multi-streaming digital... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interrupt and exception handling for multi-streaming digital..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interrupt and exception handling for multi-streaming digital... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4022493