Electrical computers and digital data processing systems: input/ – Input/output data processing
Reexamination Certificate
2011-04-19
2011-04-19
Tsai, Henry W (Department: 2184)
Electrical computers and digital data processing systems: input/
Input/output data processing
C709S250000
Reexamination Certificate
active
07930438
ABSTRACT:
A method for facilitating input/output (I/O) communication for a processing operation is provided. An interrogate command is obtained by an I/O communications adapter. The interrogate command queries for status information of the processing operation to be provided in an interrogate response. A fixed number of resources and a time allocated to the interrogate command is throttled by pre-allocating the fixed number of resources needed for the interrogate command, and maintaining a timestamp for a interrogate message. The interrogate message is forwarded from the I/O communications adapter to a control unit. If the interrogate response is not received by the I/O communications adapter within a limited timeout period as measured by the timestamp, or if the interrogate message is received while the fixed number of pre-allocated resources are in use, the I/O communications adapter returns a busy response indicating the control unit is busy to prevent overrunning the control unit.
REFERENCES:
patent: 3283306 (1966-11-01), Patrusky
patent: 3408632 (1968-10-01), Hauck
patent: 3478321 (1969-11-01), Cooper et al.
patent: 3693161 (1972-09-01), Price et al.
patent: 6078970 (2000-06-01), Nordstrom et al.
patent: 6636909 (2003-10-01), Kahn et al.
patent: 7567514 (2009-07-01), Kobayashi et al.
patent: 7607035 (2009-10-01), Kano et al.
patent: 2005/0114562 (2005-05-01), Barnes et al.
Schricker et al., “Using the High Level Architecture to Implement Selective-Fidelity,” IEEE, Proceedings of the 37th Annual Simulation Symposium, 2004, 8 pages.
McCurdy et al., “Breaking the Fidelity Barrier: An Examination of our Current Characterization of Prototypes and an Example of a Mixed-Fidelity Succes,” Association for Computing Machinery, 2006, 1-59593-178-3/06/0004, pp. 1233-1242.
Isard et al., “Dryad: Distributed Data-Parallel Programs from Sequential Building Blocks,” Association for Computing Machinery, 2007, 978-1-59593-636-3-07/0003, pp. 59-72.
Hardy Clint Alan
Hathorn Roger Gregory
Kalos Matthew Joseph
Peterson Beth Ann
Griffiths & Seaton PLLC
International Business Machines - Corporation
Tsai Henry W
Wong Titus
LandOfFree
Interrogate processing for complex I/O link does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interrogate processing for complex I/O link, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interrogate processing for complex I/O link will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2681249