Internally triggered reconfiguration of programmable logic...

Details Internally triggered reconfiguration of programmable logic... Internally triggered reconfiguration of programmable logic...

2008-01-28

2011-11-29

Gu, Shawn X (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Memory configuring

C711S103000, C711S165000

Reexamination Certificate

active

08069329

ABSTRACT:
Various techniques are described to provide an internally triggered reconfiguration of a programmable logic device (PLD). In one example, a PLD includes configuration memory adapted to store first configuration data to configure the PLD for its intended function. The PLD also includes a bus interface adapted to interface with configuration data storage memory. The PLD further includes user logic configured by the first configuration data and adapted to provide a reconfiguration signal to trigger a reconfiguration of the PLD. In addition, the PLD includes a bus interface controller responsive to the reconfiguration signal for loading second configuration data from the configuration data storage memory via the bus interface.

REFERENCES:
patent: 6907595 (2005-06-01), Curd et al.
patent: 6920627 (2005-07-01), Blodget et al.
patent: 7088132 (2006-08-01), Tang et al.
patent: 7095247 (2006-08-01), Tang et al.
patent: 7301822 (2007-11-01), Walstrum
patent: 2007/0182445 (2007-08-01), Chen et al.
U.S. Appl. No. 11/447,591, Spinti et al.
U.S. Appl. No. 11/446;548, Tang et al.
U.S. Appl. No. 11/446,309, Tang et al.
Altera Corporation, Cyclone Device Handbook, vol. 1, 13. Configuring Cyclone FPGAs, Aug. 2005, 50 pages.
Lattice Semiconductor Corporation, Low-Cost FPGA Configuration Via Industry-Standard SPI Serial Flash, A Lattice Semiconductor White Paper, Jun. 2004, 13 pages.
Xilinx™, Configuring Spartan-3E Xininx FPGAs with SPI Flash Memories, Arthur Khu, Jan. 3, 2006, 16 pages.
ST Microelectronics, M25P80, 8 Mbit, Low Voltage, Serial Flash Memory With 40MHz SPI Bus Interface, Aug. 2004, 41 pages.

Affiliated with

Also associated with

Rating

Internally triggered reconfiguration of programmable logic... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Internally triggered reconfiguration of programmable logic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Internally triggered reconfiguration of programmable logic... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4306161