Internally cached static random access memory architecture

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

711119, G06F 1208

Patent

active

058359419

ABSTRACT:
A circuit for internally caching a memory device having a main memory is comprised of a cache memory of smaller size than the main memory for storing certain of the same data stored in the main memory. A tag memory is provided for mapping the information stored in the cache memory. A logic circuit is in communication with the main memory, the cache memory, and the tag memory for controlling the input of data thereto and output of data therefrom. The cache memory, tag memory, and logic circuit are carried internally in the memory device.

REFERENCES:
patent: 4056848 (1977-11-01), Gilley
patent: 4724518 (1988-02-01), Steps
patent: 4725945 (1988-02-01), Kronstadt et al.
patent: 4847758 (1989-07-01), Olson et al.
patent: 5285323 (1994-02-01), Hetherington et al.
patent: 5329633 (1994-07-01), Lee et al.
patent: 5410669 (1995-04-01), Biggs et al.
patent: 5421000 (1995-05-01), Fortino et al.
patent: 5454093 (1995-09-01), Abdulhafiz et al.
patent: 5471601 (1995-11-01), Gonzales
patent: 5553270 (1996-09-01), Rosenbluth
patent: 5649154 (1997-07-01), Kumar et al.
patent: 5742843 (1998-04-01), Koyanagi et al.
Hennessy, J. et al. Computer Architecture: A Quantitative Approach. pp. 414-416, 1990.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Internally cached static random access memory architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Internally cached static random access memory architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Internally cached static random access memory architecture will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1529220

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.