Internal clock generation circuit for synchronous semiconductor

Details Internal clock generation circuit for synchronous semiconductor Internal clock generation circuit for synchronous semiconductor

1998-01-08

1999-11-23

Nelms, David

Static information storage and retrieval

Addressing

Sync/clocking

36523008, 3652335, G11C 800

Patent

active

059912294

ABSTRACT:
A synchronous semiconductor device being operated in synchronism with an external clock signal includes an internal clock controller and an internal clock generator. The internal clock controller is responsive to an externally applied signal indicative of a beginning of an operation and generates an internal control signal in synchronism with the external clock signal. The internal control signal is only activated for a predetermined time interval long enough to carry out the operation. The internal clock generator serves to generate an internal clock signal synchronized with the external clock signal while the internal control signal is activated. An internal buffer circuit is operated in synchronism with the internal clock signal. Accordingly, power consumption can be reduced while in a standby mode.

REFERENCES:
patent: 5521878 (1996-05-01), Ohtani et al.
patent: 5612926 (1997-03-01), Yazawa et al.

Affiliated with

Also associated with

Rating

Internal clock generation circuit for synchronous semiconductor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Internal clock generation circuit for synchronous semiconductor , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Internal clock generation circuit for synchronous semiconductor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1229896