Error detection/correction and fault detection/recovery – Pulse or data error handling – Data formatting to improve error detection correction...
Reexamination Certificate
2007-04-24
2007-04-24
Chase, Shelly (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Data formatting to improve error detection correction...
Reexamination Certificate
active
10496110
ABSTRACT:
An interleaving order generator for a turbo encoder/decoder prevents bottlenecks incurred when temporarily storing a generated interleaving pattern. An interleaving order generator, an interleaver, a turbo encoder, and a turbo decoder realizes a minimum parameter transfer to reduce bottlenecks in the interface, even when the data rate is varied and the interleave length is frequently changed. The interleaving order generator enables a sufficient data transfer rate for providing multi-media services.
REFERENCES:
patent: 6233711 (2001-05-01), Murayama et al.
patent: 6347385 (2002-02-01), Cui et al.
patent: 6442728 (2002-08-01), Cui et al.
patent: 6553516 (2003-04-01), Suda et al.
patent: 6598202 (2003-07-01), Kim et al.
patent: 1195910 (2002-04-01), None
patent: 2002-190743 (2002-07-01), None
patent: 2002-522945 (2002-07-01), None
patent: 2002-535867 (2002-10-01), None
patent: WO-99/12265 (1999-03-01), None
patent: WO-99/25069 (1999-05-01), None
patent: WO-00/08770 (2000-02-01), None
patent: WO-00/42709 (2000-07-01), None
patent: WO-00/62426 (2000-10-01), None
Korean Office Action issued Jan. 25, 2006 (w/ English translation of relevant portion).
3rd Generation Partnership Project: Technical specification group ratio access network: multiplexing and channel coding (FDD) (Release 1999) pp. 14-17.
“3rd Generation Partnership Project; Technical Specification Group Radio Access Network; Multiplexing and channel coding (FDD); Release 1999”; 3G TS 25.212 V3.3.0 (Jun. 2000); Section 4.2.3.2.3. “Turbo code internal interleaver”; pp. 16-20.
“3rd Generation Partnership Project; Technical Specification Group Radio Access Network; Multiplexing and channel coding (FDD); Release 4”; 3GPP TS 25.212 V4.0.0 (Dec. 2000); Section 4.2.3.2.3. “Turbo code internal interleaver”; pp. 7-10.
Japanese Office Action issued Jul. 22, 2004 (w/ English translation of relevant portions).
Nortel Networks, NTT Docomo; “Prime Interleaver Complexity Analysis ”; TSG-RAN WG-1, Meeting #4, Apr. 18, 1999, pp. 1-9.
NTT DoCoMo; “A Study on merge Interleaver for the Turbo codes”; TSG-RAN Working Group 1, Meeting #3, Nynashamn, Sweden, Mar. 22-26, 1999, pp. 1-6.
3G TS 25.212 V3.30 (2000-06); Technical Specification; 3rd Generation Partnership Project; Technical Specification Group Radio Access Network; Multiplexing and channel coding (FDD); Release 1999, pp. 1-62.
Shibutani, A. et al; “Complexity Reduction of Turbo Decoding”; PROC., IEEE Vehicular Technology, Conference, VTC 1999, Amsterdam, Netherlands, Sep. 19, 1999, pp. 1570-1574, XP010353321.
Chase Shelly
Dickstein , Shapiro, LLP.
NEC Corporation
LandOfFree
Interleaving order generator, interleaver, turbo encoder,... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interleaving order generator, interleaver, turbo encoder,..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interleaving order generator, interleaver, turbo encoder,... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3760080