Interleaving input sequences to memory

Details Interleaving input sequences to memory Interleaving input sequences to memory

2004-05-13

2008-08-19

Peikari, B. James (Department: 2189)

Electrical computers and digital processing systems: memory

Storage accessing and control

Control technique

C711S217000

Reexamination Certificate

active

07415584

ABSTRACT:
An interleaver for use with transform processors provides an address generator allowing for implementation using a reduced memory foot print, and permitting interleaving of an input sequence while minimizing latency.

REFERENCES:
patent: 5028877 (1991-07-01), Muller et al.
patent: 5091875 (1992-02-01), Wong et al.
patent: 5313413 (1994-05-01), Bhatia et al.
patent: 5371696 (1994-12-01), Sundararajan et al.
patent: 5694347 (1997-12-01), Ireland
patent: 5717620 (1998-02-01), Williams
patent: 5831883 (1998-11-01), Suter et al.
patent: 5890098 (1999-03-01), Kozaki et al.
patent: 6035427 (2000-03-01), Kweon
patent: 6081821 (2000-06-01), Hopkinson et al.
patent: 6324561 (2001-11-01), Cambonie
patent: 6408319 (2002-06-01), Cambonie
patent: 6557055 (2003-04-01), Wiese
patent: 2002/0083107 (2002-06-01), Park et al.
patent: 2002/0178194 (2002-11-01), Aizenberg et al.
patent: 2003/0088821 (2003-05-01), Yokokawa et al.
patent: 2003/0149849 (2003-08-01), Kim et al.
patent: 2003/0154343 (2003-08-01), Yokokawa
patent: 2003/0222886 (2003-12-01), Wilson
patent: 1463255 (2004-09-01), None

Affiliated with

Also associated with

Rating

Interleaving input sequences to memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interleaving input sequences to memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interleaving input sequences to memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4007930