Static information storage and retrieval – Read/write circuit – Serial read/write
Patent
1994-07-22
1996-08-13
Nguyen, Viet Q.
Static information storage and retrieval
Read/write circuit
Serial read/write
36518901, 36518902, G11C 1140, G11C 800
Patent
active
055463479
ABSTRACT:
A plurality of parallel single port memory arrays are coupled between a corresponding plurality of input FIFO sets and a corresponding plurality of output FIFO sets to create a high-speed FIFO memory device. The input FIFO sets, which provide data values to their corresponding single port memory arrays, are responsive to a write clock signal. The output FIFO sets, which receive data values from their corresponding single port memory arrays, are responsive to a read clock signal. The order of read and write operations within each single port memory array is controlled by a corresponding state machine which is coupled to either the write clock signal or the read clock signal. Each of the parallel single port memory arrays operates independently. The input FIFO sets de-interleave an input data stream into a plurality of intermediate data streams. Each intermediate data stream is routed through a single port memory array to an output FIFO set. The intermediate data streams are interleaved and transmitted to an output port. In one embodiment, the high-speed FIFO memory device has the capability to retransmit previously transmitted information.
REFERENCES:
patent: 5262996 (1993-11-01), Shiue
patent: 5274589 (1993-12-01), Koshizuka
patent: 5412611 (1995-05-01), Hattori et al.
F.I.F.O Product Overview, Integrated Device Technology, Inc., Dec., 1991, pp. 1-19.
QS7306 Advance Information, Quality Semiconductor, Inc., Jul. 21, 1992, pp. 1-9.
Au Fu L.
Chiang Joseph P.
Ko Ray-Jane
Hoffman E. Eric
Integrated Device Technology Inc.
MacPherson Alan H.
Nguyen Viet Q.
LandOfFree
Interleaving architecture and method for a high density FIFO does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interleaving architecture and method for a high density FIFO, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interleaving architecture and method for a high density FIFO will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1054339