Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2000-08-31
2003-10-14
Niebling, John F. (Department: 2812)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C714S702000
Reexamination Certificate
active
06634009
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates generally to methods, machine readable media and apparatuses for digital systems. In particular, the present invention relates to communication and transmission of digital data and electronic designs relating thereto.
2. Description of Related Art
A programmable logic device (PLD) is a programmable integrated circuit that allows the user of the circuit, using software control, to program particular logic functions the circuit will perform. A wide variety of these devices are manufactured by Altera Corporation. A more complete description of these types of devices and their uses can be found at “www.altera.com” and in various materials published by Altera, but the basic structure and operation of PLDs are well known to those of ordinary skill in the art. Logic functions performed by small, medium, and large-scale integration integrated circuits can instead be performed by programmable logic devices. When an integrated circuit manufacturer supplies a typical programmable logic device, it is not yet capable of performing any specific function. The user, in conjunction with software supplied by the manufacturer or created by the user or an affiliated source, can program the PLD to perform a particular function or functions required by the user's application. The PLD then can function in a larger system designed by the user just as though dedicated logic chips were employed.
PLDs now are used in a variety of communication and transmission systems involving digital data. Modulation and encoding systems, for example, can be implemented on a PLD and used to process and transmit digital data. Applications that store or transmit digital data require error correction to reduce the effect of spurious noise that can corrupt data. Digital communications systems designers can choose many types of error-correction codes to reduce the effect of errors in transmitted data, including burst errors that arise during transmission of data. Methods, machine readable media and apparatuses permitting relatively simple and full parameterization and optimization of error reduction and correction functions would represent a significant advancement in the art and a significant improvement in the digital system design process.
BRIEF SUMMARY OF THE INVENTION
The present invention provides methods and apparatuses for creating a parameterized interleaver/de-interleaver megafunction for use in an electronic design, where the interleaver/de-interleaver megafunction requires specific setting of at least one variable parameter value. The method includes presenting a user with the opportunity to specify an adjustable parameter value for at least one interleaver/de-interleaver parameter. The specified parameter value then is received and a suitable interleaver and/or de-interleaver system is generated. Further details and advantages of the invention are provided in the following Detailed Description and the associated figures.
REFERENCES:
patent: 5592492 (1997-01-01), Ben-Efraim et al.
patent: 5745497 (1998-04-01), Ben-Efraim et al.
patent: 5928371 (1999-07-01), Robinson et al.
patent: 6023565 (2000-02-01), Lawman et al.
patent: 6026220 (2000-02-01), Cleereman et al.
patent: 6072918 (2000-06-01), Sasaki et al.
patent: 6120549 (2000-09-01), Goslin et al.
patent: 6151690 (2000-11-01), Peeters
patent: 6173245 (2001-01-01), Karchmer et al.
patent: 6216258 (2001-04-01), Mohan et al.
patent: 6401230 (2002-06-01), Ahanessians et al.
Draft Developer's Documentation sent to Developers with Sample Code For Testing, Dec. 19, 1997. (“MegaWizard® Plug-In Manager-Megafunction Wizards Information Exchange Requirements”).
Press Release from Altera Corporation, Altera's Mega Wizard Plug-Ins Offer the First Too-Independent Parameterized Logic Cores, Feb. 2, 1998.
“A Developers Guide to the Design of MegaWizard® Megafunction Wizards,” Documentation for Developers Provided with Final Product Release, Jun. 30, 1998.
“Mega Wizard Plug-Ins,” provided on Altera Corporation's World Wide Web Home Page (www.altera.com), prior to Jan. 11, 1999.
“Altera Megafunctions,” provided on Altera Corporation's World Wide Web Home Page (www.altera.com), prior to Jan. 11, 1999.
“AMPP Megafunction: Telephone Tone Generation Megafunction,” Provided on Altera Corporation's World Wide Web Home Page (www.altera.com), prior to Jan. 11, 1999.
“Introduction to Megafunctions,” provided on Altera Corporation's World Wide Web Home Page (www.altera.com), prior to Jan. 11, 1999.
PowerPoint® presentation describing “Megafunction Wizard” functionality made Nov. 1997.
Molson Philippe
San Tony
Altera Corporation
Beyer Weaver & Thomas LLP
Niebling John F.
Whitmore Stacy A
LandOfFree
Interleaver-deinterleaver megacore does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interleaver-deinterleaver megacore, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interleaver-deinterleaver megacore will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3145156