Interleaved interconnect for programmable logic array devices

Details Interleaved interconnect for programmable logic array devices Interleaved interconnect for programmable logic array devices

1996-12-02

1999-03-09

Santamauro, Jon

Electronic digital logic circuitry

Multifunctional or programmable

Array

326 38, H03K 19177

Patent

active

058805974

ABSTRACT:
A programmable logic array integrated circuit device has a plurality of regions of programmable logic disposed on the device in a two-dimensional array of intersecting rows and columns of such regions. Horizontal interconnection conductors are provided between adjacent rows of the logic regions. Vertical interconnection conductors are provided between adjacent columns of the logic regions. The logic regions in adjacent rows can use the interconnection conductors between those rows. Similarly, the logic regions in adjacent columns can use the interconnection conductors between those columns. This sharing of horizontal and/or vertical conductors by the logic regions on both sides of those horizontal and/or vertical conductors makes more efficient use of the conductors, may simplify and/or shorten interconnection paths, and has other important advantages.

REFERENCES:
patent: Re34363 (1993-08-01), Freeman
patent: 3473160 (1969-10-01), Wahlstrom
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4642487 (1987-02-01), Carter
patent: 4677318 (1987-06-01), Veenstra
patent: 4713792 (1987-12-01), Hartmann et al.
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4774421 (1988-09-01), Hartmann et al.
patent: 4871930 (1989-10-01), Wong et al.
patent: 4899067 (1990-02-01), So et al.
patent: 4912342 (1990-03-01), Wong et al.
patent: 5023606 (1991-06-01), Kaplinsky
patent: 5073729 (1991-12-01), Greene et al.
patent: 5121006 (1992-06-01), Pedersen
patent: 5122685 (1992-06-01), Chan et al.
patent: 5132571 (1992-07-01), McCollum et al.
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5208491 (1993-05-01), Ebeling et al.
patent: 5218240 (1993-06-01), Camarota et al.
patent: 5220214 (1993-06-01), Pedersen
patent: 5225719 (1993-07-01), Agrawal et al.
patent: 5255203 (1993-10-01), Agrawal et al.
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5274581 (1993-12-01), Cliff et al.
patent: 5317698 (1994-05-01), Chan
patent: 5323069 (1994-06-01), Smith et al.
patent: 5327023 (1994-07-01), Kawana et al.
patent: 5338984 (1994-08-01), Sutherland
patent: 5350954 (1994-09-01), Patel
patent: 5371422 (1994-12-01), Patel et al.
patent: 5448186 (1995-09-01), Kawata
patent: 5455525 (1995-10-01), Ho et al.
patent: 5467029 (1995-11-01), Taffe et al.
patent: 5469003 (1995-11-01), Kean
patent: 5483178 (1996-01-01), Costello et al.
patent: 5509128 (1996-04-01), Chan
patent: 5682107 (1997-10-01), Tavana et al.
R. C. Minnick, "A Survey of Microcellular Research," Journal of the Association for Computing Machinery, vol. 14, No. 2, pp. 203-241, Apr. 1967.
S. E. Wahlstrom, "Programmable LogicArrays--Cheaper by the Millions," Electronics, Dec. 11, 1967, pp. 90-95.
Recent Developments in Switching Theory, A. Mukhopadhyay, ed., Academic Press, New York, 1971, chapters VI and IX, pp. 229-254 and 369-422.
The Programmable Gate Array Data Book, 1988, Xilinx, Inc., San Jose, CA.
El Gamal et al., "An Architecture for Electrically Configurable Gate Arrays," IEEE Journal of Solid-State Circuits, vol. 24, No. 2, Apr. 1989, pp. 394-398.
El-Ayat et al., "A CMOS Electrically Configurable Gate Array," IEEE Journal of Solid-State Circuits, vol. 24, No. 3, Jun. 1989, pp. 752-762.
ACT Family Field Programmable Gate Array Databook, Apr. 1992, Actel Corporation, Sunnyvale, CA, pp. 1-35 through 1-44.
The Programmable Logic Data Book, 1994, Xillinx, Inc., San Jose, CA, pp. 2-7, 2-12, and 2-13. "XC5000 Logic Cell Array Family, Technical Data, Advance Information," Xilnx, Inc., Feb. 1995.

Affiliated with

Also associated with

Rating

Interleaved interconnect for programmable logic array devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interleaved interconnect for programmable logic array devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interleaved interconnect for programmable logic array devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1324899