Interleaved delay line for phase locked and delay locked loops

Details Interleaved delay line for phase locked and delay locked loops Interleaved delay line for phase locked and delay locked loops

2005-03-15

2005-03-15

Elamin, A. (Department: 2116)

Electrical computers and digital processing systems: support

Clock, pulse, or timing signal generation or analysis

C713S401000, C713S500000, C713S503000, C704S502000, C307S141000, C307S409000, C370S508000, C370S517000, C370S519000, C365S194000, C365S233100

Reexamination Certificate

active

06868504

ABSTRACT:
An interleaved delay line for use in phase locked and delay locked loops is comprised of a first portion providing a variable amount of delay substantially independently of process, temperature and voltage (PVT) variations while a second portion, in series with the first portion, provides a variable amount of delay that substantially tracks changes in process, temperature, and voltage variations. By combining, or interleaving, the two types of delay, single and dual locked loops constructed using the present invention achieve a desired jitter performance under PVT variations, dynamically track the delay variations of one coarse tap without a large number of delay taps, and provide for quick and tight locking. Methods of operating delay lines and locked loops are also disclosed.

REFERENCES:
patent: 5109394 (1992-04-01), Hjerpe et al.
patent: 5192886 (1993-03-01), Wetlaufer
patent: 5198758 (1993-03-01), Iknaian et al.
patent: 5272390 (1993-12-01), Watson, Jr. et al.
patent: 5369640 (1994-11-01), Watson et al.
patent: 5544203 (1996-08-01), Casasanta et al.
patent: 5552726 (1996-09-01), Wichman et al.
patent: 5604775 (1997-02-01), Saitoh et al.
patent: 5638010 (1997-06-01), Adams
patent: 5774403 (1998-06-01), Clark, II et al.
patent: 5808478 (1998-09-01), Andresen
patent: 5844954 (1998-12-01), Casasanta et al.
patent: 5854797 (1998-12-01), Schwartz et al.
patent: 5870003 (1999-02-01), Boerstler
patent: 5923715 (1999-07-01), Ono
patent: 6047346 (2000-04-01), Lau et al.
patent: 6094082 (2000-07-01), Gaudet
patent: 6121808 (2000-09-01), Gaudet
patent: 6131168 (2000-10-01), Krzyzkowski
patent: 6163174 (2000-12-01), Friedman et al.
patent: 6212126 (2001-04-01), Sakamoto
patent: 6265916 (2001-07-01), Ono et al.
patent: 6268753 (2001-07-01), Sandusky

Affiliated with

Also associated with

Rating

Interleaved delay line for phase locked and delay locked loops does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interleaved delay line for phase locked and delay locked loops, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interleaved delay line for phase locked and delay locked loops will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3455114