Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – Insulative material deposited upon semiconductive substrate
Reexamination Certificate
2011-01-25
2011-01-25
Richards, N Drew (Department: 2895)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
Insulative material deposited upon semiconductive substrate
C257S369000
Reexamination Certificate
active
07875561
ABSTRACT:
A highly stressed dielectric material, such as a tensile stressed material, may be deposited in a conformal manner so as to respect any deposition constraints caused by pronounced surface topography of highly scaled semiconductor devices, followed by the deposition of a buffer material having enhanced gap-filling capabilities. Thereafter, a further stress-inducing layer is deposited to form a doublet structure, which acts on the transistor elements, thereby enhancing overall performance, without increasing the probability of creating deposition-related irregularities. Hence, production yield as well as performance of highly scaled semiconductor devices may be increased.
REFERENCES:
patent: 2006/0027924 (2006-02-01), Chen et al.
patent: 2006/0223290 (2006-10-01), Belyansky et al.
patent: 2009/0108335 (2009-04-01), Hohage et al.
patent: 2009/0166800 (2009-07-01), Richter et al.
patent: 102004031744 (2006-07-01), None
patent: 102007016897 (2008-08-01), None
patent: 102007052051 (2009-05-01), None
Translation of Official Communication from German Patent Office for German Patent Application No. 10 2007 063 272.1-33 dated Sep. 7, 2009.
Translation of Official Communication from German Patent Office for German Patent Application No. 10 2007 063 272.1 dated Oct. 24, 2008.
Finken Michael
Hohage Joerg
Richter Ralf
Advanced Micro Devices , Inc.
Richards N Drew
Sun Yu-Hsi
Williams Morgan & Amerson P.C.
LandOfFree
Interlayer dielectric material in a semiconductor device... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interlayer dielectric material in a semiconductor device..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interlayer dielectric material in a semiconductor device... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2717433