Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2008-03-04
2008-03-04
Barnie, Rexford (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S038000, C326S039000, C326S040000, C326S047000, C326S101000
Reexamination Certificate
active
07339400
ABSTRACT:
A programmable logic device (PLD) includes electrically programmable fuses that may be programmed with an identifier of the PLD. The PLD also includes programmable tiles and an interface port that is coupled to a shift register and a subset of the programmable tiles. The interface port includes a control port and a first and second serial data signals. The shift register has a parallel input port to load the identifier from the set of electrically programmable fuses in response to a read command of the control port. The shift register serially shifts by one bit in response to a shift command of the control port, including shifting a bit from the subset of the programmable tiles to the shift register via the first serial data signal and shifting a bit from the shift register to the subset of the programmable tiles via the second serial data signal.
REFERENCES:
patent: 6356095 (2002-03-01), Komoriya
patent: 7183801 (2007-02-01), Kao et al.
patent: 2004/0150426 (2004-08-01), Zhu et al.
U.S. Appl. No. 09/765,907, filed Jan. 19, 2001, Trimberger.
U.S. Appl. No. 09/949,234, filed Sep. 7, 2001, Knapp.
U.S. Appl. No. 10/810,032, filed Mar. 26, 2004, Knapp.
U.S. Appl. No. 11/101,076, filed Apr. 7, 2005, Trimberger.
U.S. Appl. No. 11/223,388, filed Sep. 9, 2005, Knapp.
U.S. Appl. No. 11/450,755, filed Jun. 9, 2006, Walstrum et al.
U.S. Appl. No. 11/450,756, filed Jun. 9, 2006, Walstrum et al.
Xilinx, Inc.; “Virtex-4 FPGA Handbook”; Published Aug. 2, 2004; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 519-521.
Xilinx, Inc.; “Virtex-II Pro™ Platform FPGA Handbook”; Published Oct. 14, 2002; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 332-336.
Atmel, “32-megabit 2.7 volt DataFlash® AT45DB321C”; downloaded on May 24, 2006 from: //www.atmel.com/dyn/resources/prod—documents/doc3387.pdf; pp. 14.
Intel, “Intel StrataFlash® Memory (J3) Datasheet”; downloaded on May 24, 2006 from: //download.intel.com/design/flcomp/datashts/29066721.pdf; pp. 46-49.
Stephan Neuhold; XAPP694 (v1.0); “Reading User Data from Configuration PROMs”; Application Note; May 26, 2004; available from Xilinx, Inc. at www.xilinx.com; pp. 1-12.
Catalin Baetoniu et al.; XAPP780 (v1.0); “FPGA IFF Copy Protection Using Dallas Semiconductor/Maxim DS2432 Secure EEPROMs”; Application Note; Aug. 17, 2005; available from Xilinx, Inc. at www.xilinx.com; pp. 1-6.
McNeil Steven E.
Sheth Shalin Umesh
Walstrum, Jr. James A.
Barnie Rexford
Cartier Lois D.
Maunu LeRoy D.
Tran Thienvu
Xilinx , Inc.
LandOfFree
Interface port for electrically programmed fuses in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interface port for electrically programmed fuses in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interface port for electrically programmed fuses in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2804777