Electronic digital logic circuitry – Interface – Logic level shifting
Reexamination Certificate
2000-07-24
2002-01-29
Tokar, Michael (Department: 2819)
Electronic digital logic circuitry
Interface
Logic level shifting
C326S081000, C326S086000
Reexamination Certificate
active
06342794
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to the field of integrated circuits, and more specifically, to improving the interfacing of integrated circuit in a mixed-voltage environment.
The integrated circuit business and semiconductor industry are continually driven to reduce cost, reduce power, and improve performance. The integrated circuit products include microprocessors, memories, programmable logic, programmable controllers, application specific integrated circuits, and many other types of integrated circuits. Price reduction is strongly driven by migrating products to scaled processes, which reduce die sizes and increase yields. Power reduction has been achieved by circuit design techniques, power management schemes, and parasitic scaling, among other factors. Performance improvement has resulted from design techniques, process enhancements, and parasitic scaling, among other factors.
Process technology is improving. Resulting from the continual scaling and shrinking of device geometries, device sizes and dimensions require the operating voltages to be scaled. Operating voltages have been scaled down from 5 volts to 3.3 volts. This has resulted in the need for mixed-voltage-mode systems. That is, integrated circuits will need to interface with various operating voltages. And, further reductions are expected in the future. This industry provides products and printed circuit boards (PCBs) that utilize both 3.3-volt and 5-volt integrated circuits and devices. It is expected that there may be a considerable transition period for the standard power supply to switch from one voltage level to a lower voltage level.
Process scaling is the dominant method of reducing the die cost. The cost is achieved by receiving higher yields associated with smaller die sizes. Presently, power supply voltages are being reduced as the scaling progresses towards device dimensions that necessitate the reduction of voltage differences across these dimensions.
All manufacturers have not switched over to the lower power supply, simultaneously. Thus the scaling of the operating voltage has resulted in creating a multiple voltage mode industry. Integrated circuit companies must provide products capable of addressing the needs during this intermediate phase before the industry transitions to a single lower power supply voltage. It is expected that this industry will require some time to successfully transition over to the lower power supply.
As can be seen, an improved technique of fabricating, and operating integrated circuits is needed to meet these demands. These integrated circuits should interact with devices that are designed to operate at either the standard or the new lower power supply. The integrated circuit should also provide a cost reduction path to customers that continue to design 5-volt-only systems. Integrated circuits should provide the manufacturer with the flexibility to chase the market to support with a minimum cost and the shortest time to market.
SUMMARY OF THE INVENTION
The present invention is a technique of interfacing an integrated circuit in a mixed-voltage mode environment. In particular, the integrated circuit is fabricated using technology compatible with an internal supply voltage level. Externally, the integrated circuit will interface with an external supply voltage level, above the internal supply voltage level. The input and output signals to and from the integrated circuit will be compatible with the internal supply level.
An integrated circuit of the present invention may include on-chip conversion circuit for converting a voltage at a level of external supply voltage to a level of the internal supply voltage, or this internal voltage level may be externally supplied. This internal supply voltage will be used to power the internal devices on the integrated circuit. The integrated circuit will also contain conversion circuitry to convert output signals to be compatible with the external supply voltage. This circuitry may include a level or voltage shifter. Also, the integrated circuit will also be accept input voltages compatible with the external supply voltage. The present invention is a useful technique for providing backward compatibility of a low-voltage process technology.
The present invention may also be used in a separated noisy and quiet supply scheme. For example, an I/O driver may be coupled to a noisy supply while the on-chip conversion circuitry is coupled to the quiet supply. This will provide some isolation from noise at the I/O driver from being coupled to other on-chip circuitry.
Specifically, in one embodiment, the integrated circuit: of the present invention includes a plurality of programmable elements. These programmable elements are programmably configurable to implement logical functions, producing logical signals compatible with a first voltage range, between a first supply voltage and a reference voltage. The integrated circuit further includes a voltage shifter formed on an integrated circuit. The voltage shifter is coupled to convert logical signals from the plurality of programmable elements to logical signals compatible with a second voltage range, between a second supply voltage and the reference voltage. The second supply voltage is above the first supply voltage.
Other objects, features, and advantages of the present invention will become apparent upon consideration of the following detailed description and the accompanying drawings, in which like reference designations represent like features throughout the figures.
REFERENCES:
patent: 4080539 (1978-03-01), Stewart
patent: 4090236 (1978-05-01), Bennett et al.
patent: 4317181 (1982-02-01), Teza et al.
patent: 4361873 (1982-11-01), Harper et al.
patent: 4503494 (1985-03-01), Hamilton et al.
patent: 4506164 (1985-03-01), Higuchi
patent: 4585955 (1986-04-01), Uchida
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4677318 (1987-06-01), Veenstra et al.
patent: 4713792 (1987-12-01), Hartmann et al.
patent: 4713798 (1987-12-01), Ogiue et al.
patent: 4837460 (1989-06-01), Uchida
patent: 4857763 (1989-08-01), Sakurai et al.
patent: 4871930 (1989-10-01), Wong et al.
patent: 4899067 (1990-02-01), So et al.
patent: 4901283 (1990-02-01), Hanbury et al.
patent: 4912342 (1990-03-01), Wong et al.
patent: 4926070 (1990-05-01), Tanaka et al.
patent: 5004936 (1991-04-01), Andresen
patent: 5032742 (1991-07-01), Zanders
patent: 5039874 (1991-08-01), Anderson
patent: 5041964 (1991-08-01), Cole et al.
patent: 5045772 (1991-09-01), Nishiwaki et al.
patent: 5066873 (1991-11-01), Chan et al.
patent: 5115434 (1992-05-01), Aizaki
patent: 5119314 (1992-06-01), Hotta et al.
patent: 5121006 (1992-06-01), Pedersen et al.
patent: 5128560 (1992-07-01), Chern et al.
patent: 5132555 (1992-07-01), Takahashi
patent: 5134311 (1992-07-01), Biber et al.
patent: 5144167 (1992-09-01), McClintock
patent: 5151619 (1992-09-01), Austin et al.
patent: 5160855 (1992-11-01), Dobberpuhl
patent: 5162680 (1992-11-01), Norman et al.
patent: 5204557 (1993-04-01), Nguyen
patent: 5206544 (1993-04-01), Chen et al.
patent: 5220216 (1993-06-01), Woo
patent: 5222044 (1993-06-01), Tsujimoto
patent: 5227679 (1993-07-01), Woo
patent: 5241224 (1993-08-01), Pedersen et al.
patent: 5245224 (1993-09-01), Suzuki et al.
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5272393 (1993-12-01), Horiguchi et al.
patent: 5274828 (1993-12-01), McAdams
patent: 5285116 (1994-02-01), Thaik
patent: 5300832 (1994-04-01), Rogers
patent: 5300835 (1994-04-01), Assar et al.
patent: 5309399 (1994-05-01), Murotani
patent: 5311083 (1994-05-01), Wanlass
patent: 5315172 (1994-05-01), Reddy
patent: 5331219 (1994-07-01), Nakamura
patent: 5336986 (1994-08-01), Allman
patent: 5350954 (1994-09-01), Patel et al.
patent: 5359243 (1994-10-01), Norman
patent: 5381062 (1995-01-01), Morris
patent: 5396128 (1995-03-01), Dunning et al.
patent: 5399920 (1995-03-01), Van Tran
patent: 5402375 (1995-03-01), Horiguchi et al.
patent
Patel Rakesh H.
Turner John E.
Altera Corporation
Le Don Phu
Tokar Michael
Townsend and Townsend / and Crew LLP
LandOfFree
Interface for low-voltage semiconductor devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interface for low-voltage semiconductor devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interface for low-voltage semiconductor devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2825198