Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2011-04-19
2011-04-19
Rinehart, Mark (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S038000, C710S071000, C710S316000, C370S351000
Reexamination Certificate
active
07930462
ABSTRACT:
In one embodiment, an apparatus comprises serializer/deserializer (SERDES) circuits. Each SERDES circuit provides data received from a respective lane to which the SERDES circuit is coupled. A receive pipe is coupled to the SERDES circuits and comprises accumulate buffers, multiplexing levels, accumulate buffer counters, control registers, and control logic. Each accumulate buffer corresponds to a respective port configurable over the plurality of lanes. A first level of the multiplexing levels is coupled to receive data from neighboring lanes on one input and the data from the neighboring lanes connected in reverse order on the other input. Each multiplexor at each other level is coupled to receive outputs of neighboring multiplexors from a next lower level on one input and the outputs connected in reverse order on the other input. Each configuration register corresponds to a respective port, indicating an initial lane assigned to the respective port and a size of the port. The control logic is configured to generate select signals responsive to respective bits of the buffer counters and respective bits of initial lane numbers.
REFERENCES:
patent: 6088772 (2000-07-01), Harriman et al.
patent: 6523098 (2003-02-01), Anderson
patent: 6708282 (2004-03-01), McCarthy et al.
patent: 7016996 (2006-03-01), Schober
patent: 7023841 (2006-04-01), Dell et al.
patent: 7054331 (2006-05-01), Susnow et al.
patent: 7058738 (2006-06-01), Stufflebeam, Jr.
patent: 7096310 (2006-08-01), Norden
patent: 7099969 (2006-08-01), McAfee et al.
patent: 7174412 (2007-02-01), Lin
patent: 7221678 (2007-05-01), Hughes
patent: 7251256 (2007-07-01), Barry et al.
patent: 7305047 (2007-12-01), Turner
patent: 7363417 (2008-04-01), Ngai
patent: 7574551 (2009-08-01), Gundam et al.
patent: 7650443 (2010-01-01), Cavanagh et al.
patent: 7676625 (2010-03-01), Cassiday et al.
patent: 2002/0138674 (2002-09-01), Mann
patent: 2003/0026287 (2003-02-01), Mullendore et al.
patent: 2003/0105607 (2003-06-01), Jones et al.
patent: 2003/0110339 (2003-06-01), Calvignac et al.
patent: 2005/0018650 (2005-01-01), Dropps et al.
patent: 2006/0064531 (2006-03-01), Alston et al.
patent: 2006/0092969 (2006-05-01), Susnow et al.
patent: 2006/0106911 (2006-05-01), Chapple et al.
patent: 2006/0251120 (2006-11-01), Arimilli et al.
patent: 2007/0263533 (2007-11-01), Chiabrera
Mark Hayter, “Zen and the Art of SOC Design,” Microprocessor Summit 2006, Session MPS-960 High End Processors, P.A. Semi, Inc., 14 pages.
James B. Keller, “The PWRficient Processor Family,” PA Semi, Oct. 2005, 31 pages.
U.S. Appl. No. 11/756,940, filed Jun. 1, 2007.
Chng Choon Ping
Wang James
Apple Inc.
Cerullo Jeremy S
Merkel Lawrence J.
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Rinehart Mark
LandOfFree
Interface controller that has flexible configurability and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interface controller that has flexible configurability and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interface controller that has flexible configurability and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2692137