Interface configurable for use with target/initiator signals

Details Interface configurable for use with target/initiator signals Interface configurable for use with target/initiator signals

2006-08-29

2006-08-29

Do, Thuan (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

07100124

ABSTRACT:
Systems and methods for designing integrated circuits and for creating and using androgynous interfaces between electronic components of integrated circuits are disclosed. One preferred method of designing an integrated circuit includes several steps. In one step, a foundation block for the integrated circuit is specified, including specifying the locations of multiple androgynous interfaces in the integrated circuit. In another step, one or more component blocks to comprise the integrated circuit are identified for use. In another step, the component blocks to form a layout of the integrated circuit are positioned in a manner that minimizes connection distances between functional blocks and between functional blocks and the androgynous interfaces. In another step, the androgynous interfaces are set to perform as targets (slaves) or initiators (masters) based on the layout.

REFERENCES:
patent: 4872169 (1989-10-01), Whetsel, Jr.
patent: 5517432 (1996-05-01), Chandra et al.
patent: 5539652 (1996-07-01), Tegethoff
patent: 5557779 (1996-09-01), Minami
patent: 5577213 (1996-11-01), Avery et al.
patent: 5581669 (1996-12-01), Voth
patent: 5596587 (1997-01-01), Douglas et al.
patent: 5644754 (1997-07-01), Weber et al.
patent: 5732209 (1998-03-01), Vigil et al.
patent: 5737234 (1998-04-01), Seidel et al.
patent: 5761078 (1998-06-01), Fuller et al.
patent: 5774371 (1998-06-01), Kawakami
patent: 5784291 (1998-07-01), Chen et al.
patent: 5838583 (1998-11-01), Varadarajan et al.
patent: 5960186 (1999-09-01), Jones et al.
patent: 5983303 (1999-11-01), Sheafor et al.
patent: 6034542 (2000-03-01), Ridgeway
patent: 6102961 (2000-08-01), Lee et al.
patent: 6122690 (2000-09-01), Nannetti et al.
patent: 6134606 (2000-10-01), Anderson et al.
patent: 6148432 (2000-11-01), Brown
patent: 6154873 (2000-11-01), Takahashi
patent: 6237128 (2001-05-01), Folberth et al.
patent: 6260175 (2001-07-01), Basel
patent: 6269467 (2001-07-01), Chang et al.
patent: 6286128 (2001-09-01), Pileggi et al.
patent: 6292929 (2001-09-01), Scepanovic et al.
patent: 6305001 (2001-10-01), Graef
patent: 6311302 (2001-10-01), Cassetti et al.
patent: 6311313 (2001-10-01), Camporese et al.
patent: 6327696 (2001-12-01), Mahajan
patent: 6347395 (2002-02-01), Payne et al.
patent: 6367051 (2002-04-01), Pileggi et al.
patent: 6367060 (2002-04-01), Cheng et al.
patent: 6477691 (2002-11-01), Bergamashi et al.
patent: 6701474 (2004-03-01), Cooke et al.
patent: 6751723 (2004-06-01), Kundu et al.
patent: 6845489 (2005-01-01), Mizuno et al.
patent: 2 326 065 (1998-12-01), None
“Virtual Socket Interface Alliance (VSIA)”;VCI Standard OCB, Version 1; Dec. 9, 1999; pp. 57.
Su, Hsiao-Pin et al., “A Timing-Driven Soft-Macro Placement and Resynthesis Method in Interaction with Chip Floorplanning”, IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, Apr. 1999, vol. 18, No. 4, pp. 475-483.
Chao, Ting-Hai et al., “A Clock Net Routing Algorithm for High Performance VLSI”, IEEE 1992, pp. 343-347.
Jackson, Michael, A.B. et al., “Clock Routing for High-Performance ICs”, 27th ACM/IEEE Design Automation Conference 1990, pp. 573-579.
Khan, Wasim et al., “An Hierarchical Approach to Clock Routing in High Performance Systems”, IEEE, 1994, pp. 467-470.
Sato, Hidenori et al., “A Balanced-Mesh Clock Routing Technique Using Circuit Partitioning”, IEEE 1996, pp. 237-243.
International Search Report, PCT/US01/01738, May 1, 2001.
International Search Report, PCT/US01/20641, Jun. 28, 2001.
International Search Report, PCT/US01/01820, Apr. 18, 2001.

Affiliated with

Also associated with

Rating

Interface configurable for use with target/initiator signals does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interface configurable for use with target/initiator signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interface configurable for use with target/initiator signals will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3647410