Interface circuit

Details Interface circuit Interface circuit

2008-07-22

2008-07-22

Barnie, Rexford (Department: 2819)

Electronic digital logic circuitry

Tri-state

C326S057000, C326S059000

Reexamination Certificate

active

07403036

ABSTRACT:
As a data bus control enable signal is set to “H,” a PMOS turns on when a bi-directional bus is not in use (i.e., when a data bus active signal is “L”), so that the bi-directional bus is pulled down through a pull-down resistor. When the data bus control enable signal is set to “L,” the PMOS turns off, thus holding the bi-directional bus in a high-impedance state. By setting the data bus control enable signal in accordance with the specifications of a peripheral device connected thereto, the state of the bi-directional bus can be arbitrarily set when it is inactive.

REFERENCES:
patent: 6051989 (2000-04-01), Walck
patent: 6114884 (2000-09-01), Kaplinsky
patent: 6232678 (2001-05-01), Murata
patent: 6335648 (2002-01-01), Matsushita
patent: 6356115 (2002-03-01), Dabral et al.
patent: 6388467 (2002-05-01), Ward et al.
patent: 6624656 (2003-09-01), Fox et al.
patent: 2003/0080774 (2003-05-01), Funaba
patent: 2003/0112033 (2003-06-01), Sams
patent: 2003/0151954 (2003-08-01), Nagatome
patent: 2004/0212398 (2004-10-01), Kitazawa et al.
patent: 2003-234649 (2003-08-01), None

Affiliated with

Also associated with

Rating

Interface circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interface circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interface circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2797782