Interface cell for a programmable integrated circuit employing a

Details Interface cell for a programmable integrated circuit employing a Interface cell for a programmable integrated circuit employing a

1996-06-21

1999-05-04

Le, Hoanganh

Electronic digital logic circuitry

Multifunctional or programmable

Array

326 40, H03K 19177

Patent

active

059007427

ABSTRACT:
An interface cell for a programmable integrated circuit includes a pad, an input buffer, a first routing conductor, a plurality of second routing conductors, and a plurality of antifuses. The input of the input buffer is coupled to the pad and the output of the input buffer is coupled to the first routing conductor so that an input signal from the pad can be supplied onto the first routing conductor without passing through any programmed antifuses. The second routing conductors extend parallel to one another in a direction perpendicular to the direction in which the first routing conductor extends. The second routing conductors cross the first routing conductor and then pass out of the interface cell and into a routing channel of the programmable integrated circuit. One of the antifuses is disposed at each location where one of the second routing conductors crosses the first routing conductor. Accordingly, an input signal from the pad can be supplied onto any desired one of the second routing conductors of the routing channel by programming only one antifuse. The interface cell contains an enablable register, the control inputs of which can be independently driven from any conductor in the adjacent routing channel. Combinatorial and registered outputs of the interface cell can be simultaneously routed to the routing channel and some interface cell outputs have 2.times. drive strength.

REFERENCES:
patent: 4758746 (1988-07-01), Birkner et al.
patent: 4763020 (1988-08-01), Takata et al.
patent: 4771285 (1988-09-01), Agrawal et al.
patent: 5220213 (1993-06-01), Chan et al.
patent: 5302546 (1994-04-01), Gordon et al.
patent: 5416367 (1995-05-01), Chan et al.
patent: 5424655 (1995-06-01), Chua
patent: 5495181 (1996-02-01), Kolze
patent: 5502315 (1996-03-01), Chua et al.
patent: 5504439 (1996-04-01), Tavana
patent: 5625301 (1997-04-01), Plants et al.
S. Trimberger, "Field Programmable Gate Array Technology", pp. 1-14 and 98-170, (1994).
S. Brown et al., "Field Programmable Gate Arrays", pp. 1-43 and 88-202, (1992).
D. Pellerin and M. Holley, "Practical Design Using Programmable Logic" pp. 84-98, (1991).
Advanced Micro Device, PAL Device Data Book and Design Guide, pp. 2-236 through 2-247, (1993).
Quicklogic Data Book, pp. 1-5 through 2-11 and 6-3 through 6-18, (1995).
Actel FPGA Data Book and Design Guide, pp. ix-xv, 1-5 through 1-34, 1-51 through 1-101, 1-153 through 1-222, 3-1 through 4-56, (1995).
C. Erickson, et al., "Logic Cell Array", The Programmable Gate Array Design Book, First Edition, pp. 1-9 through 2-73, (1986).

Affiliated with

Also associated with

Rating

Interface cell for a programmable integrated circuit employing a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interface cell for a programmable integrated circuit employing a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interface cell for a programmable integrated circuit employing a will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1871738