Pulse or digital communications – Synchronizers
Reexamination Certificate
1999-07-19
2003-04-15
Pham, Chi (Department: 2631)
Pulse or digital communications
Synchronizers
C375S355000, C375S356000, C375S357000, C375S364000, C375S370000, C375S375000
Reexamination Certificate
active
06549593
ABSTRACT:
This invention relates to transferring data between systems having a plurality of clocks with a plurality of different frequencies.
BACKGROUND OF THE INVENTION
Frequently, digital systems will require sub-apparatus which operate at different clock frequencies, and which receive control information from a common data bus. If the respective sub-apparatus captures the distributed control information using its respective clock, rather than a common bus clock, there is potential for error. That is, transferring digital data from one clock domain to another clock domain is subject to metastability.
Typically, known systems utilize buffer memory and/or condition the phase of the clock in one or both of the clock domains to avoid the metastability. An example of this approach is described in U.S. Pat. No. 5,548,620. In this exemplary system, at respective clock domain interfaces, data is clocked through a master and a slave flip-flop at the output of the first domain and a master and a slave flip-flop at the input of the second domain. The master flip-flop of the first domain is clocked by the first domain clock. The slave flip-flop in the second domain is clocked by the second domain clock. The slave flip-flop in the first domain and the master flip-flop in the second domain are both clocked by respectively different clocks that are generated in phase locked loop circuitry.
Using this approach to the interfacing of data between clock domains can become complicated and expensive if multiple clock domains are involved. Thus there is a need for a simple approach to data interfacing to avoid metastability in digital apparatus having multiple clock domains.
SUMMARY OF THE INVENTION
The present invention is directed to clock domain interface circuitry for providing data interfacing between clock domains. This circuitry includes a first latch at the output of a first clock domain, and a second latch at the input to the second clock domain. The first and second latches are clocked by their respective domain clocks. An Enable Signal, which is a logical function of the respective clocks is applied to enable one of the first and second latches.
REFERENCES:
patent: 4523274 (1985-06-01), Fukunaga et al.
patent: 4970676 (1990-11-01), Fling
patent: 5045801 (1991-09-01), Mowery
patent: 5256912 (1993-10-01), Rios
patent: 5369672 (1994-11-01), Matsumoto
patent: 5392422 (1995-02-01), Hoel et al.
patent: 5422914 (1995-06-01), Snyder
patent: 5510732 (1996-04-01), Sandhu
patent: 5537557 (1996-07-01), Briffett et al.
patent: 5548620 (1996-08-01), Rogers
patent: 5598113 (1997-01-01), Jex et al.
patent: 5793227 (1998-08-01), Goldrian
Albean David Lawrence
Rumreich Mark Francis
Kumar Pankaj
Kurdyla Ronald H.
Laks Joseph J.
Pham Chi
Thomson Licensing S.A.
LandOfFree
Interface apparatus for interfacing data to a plurality of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interface apparatus for interfacing data to a plurality of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interface apparatus for interfacing data to a plurality of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3012547