Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2011-08-16
2011-08-16
Graybill, David E (Department: 2894)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
Reexamination Certificate
active
07998856
ABSTRACT:
Leakage, capacitance and reliability degradation of interconnects fabricated in low-k dielectric materials, particularly porous low-k dielectric material, due to penetration by a barrier metal and/or barrier metal precursor during damascene processing is prevented by depositing a conformal, heat stable dielectric sealant layer on sidewalls of the low-k dielectric material defining the damascene opening. Embodiments include forming a dual damascene opening in a porous, low-k organosilicate layer, the organosilicate having a pendant silanol functional group, depositing a siloxane polymer having a silylating functional group which bonds with the pendant silanol group to form the sealant layer, depositing a Ta and/or TaN barrier metal layer by CVD or ALD and filling the opening with Cu or a Cu alloy.
REFERENCES:
patent: 4401500 (1983-08-01), Hamada et al.
patent: 5212017 (1993-05-01), Meder
patent: 6051321 (2000-04-01), Lee et al.
patent: 6184407 (2001-02-01), Yoshitake et al.
patent: 6358838 (2002-03-01), Furusawa et al.
patent: 6531621 (2003-03-01), Dorsch et al.
patent: 6663973 (2003-12-01), Lee et al.
patent: 6680541 (2004-01-01), Furusawa et al.
patent: 6777325 (2004-08-01), Ryuzaki et al.
patent: 6803314 (2004-10-01), Quek et al.
patent: 6917108 (2005-07-01), Fitzsimmons et al.
patent: 2001/0009295 (2001-07-01), Furusawa et al.
patent: 2002/0105085 (2002-08-01), Furusawa et al.
patent: 2002/0155695 (2002-10-01), Lee et al.
patent: 2004/0094839 (2004-05-01), Fitzsimmons et al.
patent: 2004/0224494 (2004-11-01), Clevenger et al.
patent: 2005/0023689 (2005-02-01), Nicholson et al.
patent: 2007/0110983 (2007-05-01), Jahromi
Advanced Micro Devices , Inc.
Graybill David E
Volpe and Koenig P.C.
LandOfFree
Interconnects with a dielectric sealant layer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interconnects with a dielectric sealant layer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interconnects with a dielectric sealant layer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2660964