Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Reexamination Certificate
2007-02-15
2009-10-20
Potter, Roy K (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified material other than unalloyed aluminum
C257S762000
Reexamination Certificate
active
07605472
ABSTRACT:
Provided are an interconnection of a semiconductor device which includes a capping layer and a method for forming the interconnection. The interconnection of the semiconductor device is a copper damascene interconnection where the capping layer is formed as a dual layer of a silicon nitride layer and silicon carbide layer on a copper layer processed by chemical mechanical polishing (CMP). Therefore, it is possible to maintain a high etching selectivity and a low dielectric constant of the silicon carbide layer while providing superior leakage suppression.
REFERENCES:
patent: 6124213 (2000-09-01), Usami et al.
patent: 6465888 (2002-10-01), Chooi et al.
patent: 6613669 (2003-09-01), Tagua
patent: 6656840 (2003-12-01), Rajagopalan et al.
patent: 6699786 (2004-03-01), Liu
patent: 6730594 (2004-05-01), Noguchi et al.
patent: 6730955 (2004-05-01), Shinohara et al.
patent: 6737350 (2004-05-01), Akahori et al.
patent: 6737747 (2004-05-01), Barth et al.
patent: 6756321 (2004-06-01), Ko et al.
patent: 6873057 (2005-03-01), Chen et al.
patent: 6879042 (2005-04-01), Ohto et al.
patent: 6887752 (2005-05-01), Shinohara et al.
patent: 7037835 (2006-05-01), Lee et al.
patent: 7119441 (2006-10-01), Ohto et al.
patent: 7122902 (2006-10-01), Hatano et al.
patent: 7205666 (2007-04-01), Lee et al.
patent: 2001/0054765 (2001-12-01), Ohto et al.
patent: 2000150516 (2000-05-01), None
patent: 2002009150 (2002-01-01), None
Lee Kyoung-woo
Lee Soo-geun
Park Ki-chul
Song Won-sang
Mills & Onello LLP
Potter Roy K
Samsung Electronics Co,. Ltd.
LandOfFree
Interconnections having double capping layer and method for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interconnections having double capping layer and method for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interconnections having double capping layer and method for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4118360