Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Patent
1997-07-29
2000-06-27
Arroyo, Teresa M.
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified material other than unalloyed aluminum
257750, 257751, 257752, 257773, H01L 2348, H01L 2352, H01L 2940
Patent
active
060810335
ABSTRACT:
Interconnections carrying the greatest currents within a semiconductor circuit are formed by an interconnect having at least one and commonly two or more ribs extending generally orthogonally from the interconnect line. The interconnect line is generally horizontal with the rib or ribs extending generally vertically downward from the interconnect line. The resulting interconnect occupies a surface area corresponding to that of the interconnect line yet includes the conductive material of both the interconnect line and the rib or ribs so that the interconnect has substantially less resistance than the interconnect line alone or the rib or ribs alone. The rib or ribs and interconnect line are produced from a conductive layer formed over an insulation layer after the insulation layer has been appropriately masked and etched. The rib or ribs can be formed over conductive plugs which are aligned with contact locations on a semiconductor structure and preformed through an insulation layer formed over the semiconductor structure. The rib or ribs and conductive plugs can also be formed together by forming a mask between two insulating layers to locate the conductive plugs. The top insulation layer is masked and etched to form trenches with openings through the bottom insulation layer being etched through the mask which prevents the bottom insulation layer from being etched other than to form openings for the conductive plugs. A layer of conductive material fills the conducive plug openings, corresponding openings in the mask and the trenches.
REFERENCES:
patent: 4789648 (1988-12-01), Chow et al.
patent: 5200807 (1993-04-01), Eguchi
patent: 5341026 (1994-08-01), Harada et al.
patent: 5380679 (1995-01-01), Kano
patent: 5466639 (1995-11-01), Ireland
patent: 5471091 (1995-11-01), Pasch et al.
patent: 5471093 (1995-11-01), Cheung
patent: 5602423 (1997-02-01), Jain
patent: 5612254 (1997-03-01), Mu et al.
patent: 5691574 (1997-11-01), Suzuki
patent: 5932928 (1999-08-01), Clampitt
Arroyo Teresa M.
Micro)n Technology, Inc.
LandOfFree
Interconnections for semiconductor circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interconnections for semiconductor circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interconnections for semiconductor circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1786754