Interconnection structure of semiconductor integrated circuit de

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

257763, 257765, 257771, H01L 2348, H01L 2940

Patent

active

053131010

ABSTRACT:
A semiconductor integrated circuit device has an interconnection structure in which multilayer aluminum interconnection layers are connected through a connection hole. A first aluminum interconnection layer is formed on a main surface of said semiconductor substrate. An insulating layer is formed on the first aluminum interconnection layer and has a through hole extending to a surface of the first aluminum interconnection layer. A second aluminum interconnection layer is formed on the insulating layer and is electrically connected to the first aluminum interconnection layer through the through hole. The second aluminum interconnection layer includes a titanium layer, a titanium nitride layer and an aluminum alloy layer. The titanium layer is formed on the insulating layer to be in contact with the surface of the first aluminum interconnection layer through the through hole. The titanium nitride layer is formed on the titanium layer. The aluminum alloy layer is formed on the titanium nitride layer. An electrical contact resistance between the first and second aluminum interconnection layers is stabilized, and resistance against the electron-migration and stress-migration is improved in the interconnection structure.

REFERENCES:
patent: 4751198 (1988-06-01), Anderson
patent: 4910580 (1990-03-01), Kuecher et al.
patent: 4917759 (1990-04-01), Fisher et al.
patent: 4924295 (1990-05-01), Kuecher
patent: 4962414 (1990-10-01), Liou et al.
patent: 4985750 (1991-01-01), Hoshino
patent: 4987562 (1991-01-01), Watanabe
patent: 5008730 (1991-04-01), Huang et al.
patent: 5049975 (1991-09-01), Asika et al.
patent: 5052812 (1991-09-01), Onuki et al.
patent: 5070392 (1991-12-01), Coffey et al.
"High Performance Multilevel Interconnection System with Stacked Interlayer Dielectrics by Plasma CVD and Bias Sputtering", M. Abe et al., pp. 404-410, VMIC Conference, 1989.
"A New Reliability Problem Associated with Ar Ion Sputter Cleaning of Interconnect Vias", H. Tomioka et al., IEEE/IRPS, 1989, pp. 53-58.
"Multilevel Interconnection for Half-Micron VLSI's", T. Nishida et al., VIMC Conference, 1989, pp. 19-25.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Interconnection structure of semiconductor integrated circuit de does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interconnection structure of semiconductor integrated circuit de, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interconnection structure of semiconductor integrated circuit de will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-879302

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.