Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Chip mounted on chip
Patent
1991-06-07
1993-02-23
Hille, Rolf
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Chip mounted on chip
257724, H01L 2312, H01L 2354
Patent
active
051895072
ABSTRACT:
The invention provides a technique for interconnecting electronic components in which interconnection wires are bonded to contacts on a first component without the use of a material other than the materials of the contacts and the wires; the wires are then severed to a desired length of between 2d and 20d, where d is the diameter of the wires, and bonded to contacts on the second component by means of a conductive material such as solder. Preferably, solder is provided as pools located in recesses in a layer of insulating material. The invention also provides a bonding head for a wire bonder for bonding the wire to the contact on the first component and for weakening or severing the wire at the desired point.
REFERENCES:
patent: 3075282 (1963-01-01), McConville
patent: 3202489 (1965-08-01), Bender et al.
patent: 3286340 (1966-11-01), Kritzler et al.
patent: 3296692 (1967-01-01), Griffin
patent: 3373481 (1968-03-01), Lins et al.
patent: 3376635 (1968-04-01), Moesker
patent: 3392442 (1968-07-01), Napier et al.
patent: 3397451 (1968-08-01), Avedissian
patent: 3672047 (1972-06-01), Sakamoto et al.
patent: 3719981 (1973-03-01), Steitz
patent: 3811186 (1974-05-01), Larnerd et al.
patent: 3921285 (1975-11-01), Krall
patent: 4067104 (1973-01-01), Tracy
patent: 4142288 (1979-03-01), Flammer et al.
patent: 4326663 (1982-04-01), Oettel
patent: 4332341 (1982-06-01), Minetti
patent: 4354310 (1982-10-01), Hatton
patent: 4374457 (1983-02-01), Wiech, Jr.
patent: 4412642 (1983-11-01), Fisher, Jr.
patent: 4417392 (1983-11-01), Ibrahim et al.
patent: 4419818 (1983-12-01), Grabbe
patent: 4422568 (1983-12-01), Elles et al.
patent: 4442938 (1984-04-01), Murphy
patent: 4447857 (1984-05-01), Marks et al.
patent: 4520561 (1985-06-01), Brown
patent: 4542438 (1985-09-01), Yamamoto
patent: 4547833 (1985-10-01), Sharp
patent: 4641426 (1987-02-01), Hartman et al.
patent: 4657172 (1987-04-01), Lee
patent: 4661192 (1987-04-01), McShane
patent: 4708885 (1987-11-01), Saito et al.
patent: 4732313 (1988-03-01), Kobayashi et al.
patent: 4746300 (1988-05-01), Thevenin
patent: 4818728 (1989-04-01), Rai et al.
patent: 4845542 (1989-07-01), Bezuk et al.
"Study of Aluminum Ball Bonding for Semiconductors"-Onuki et al.-34th Electron. Compon. Conf., May 14-16, 1984 (New Orleans), pp. 7-12 (IEEE 1984).
Brown, "Low Cost Pin Grid Array Packages," Solid State Technology, May 1985, pp. 239-241.
"New Semiconductor Bonding Technique," Electronic Technician, Sep. 1957, p. 71.
Ng, IBM Technical Disclosure, "Chip-to-Pin Carrier Interconnection Systems," vol. 21, No. 7, pp. 2707-2708, Dec. 1978.
Miller, IBM Technical Disclosure, "Cutting Fine Lead Wires After Ultrasonic Bonding," vol. 10, No. 3, p. 190, Aug. 1967.
Carlomagno William D.
Cummings Dennis E.
Gliga Alexandru S.
Burkard Herb
Chao Yuan
Clark S. V.
Hille Rolf
Raychem Corporation
LandOfFree
Interconnection of electronic components does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interconnection of electronic components, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interconnection of electronic components will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2209600