Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2001-08-03
2004-02-17
Chang, Daniel (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S038000, C710S317000
Reexamination Certificate
active
06693456
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to integrated circuit interconnections and, in particular, to the interconnection architecture of FPGA (Field Programmable Gate Array) integrated circuits.
FPGAs are integrated circuits whose functionalities are designated by the users of the FPGA. The user programs the FPGA (hence the term, “field programmable”) to perform the functions desired by the user.
A very significant portion of an FPGA's design is the integrated circuit's interconnection network between the logic cells or blocks, which perform the functions of the FPGA. Heretofore, the current practice for designing an FPGA interconnection architecture has been empirical and on an ad hoc basis. The goal of the FPGA designer has been to create an interconnect structure which is sufficiently flexible to implement the required wiring for any circuit design intended for the FPGA, and yet occupies a minimal amount of area of the integrated circuit and with a minimal amount of transmission delay. In today's FPGA products, the interconnect network typically occupies about 90% of the chip area and the actual logic cells occupy only about 5% of the chip. In other words, most of the area of the integrated circuit is not dedicated to the circuits performing desired functions of the FPGA, but rather to the interconnections between those circuits.
Furthermore, the current practice for designing FPGA interconnects is empirical and on an ad hoc basis. The users of these FPGA products spend most of their design time trying to make their circuits route to obtain the desired functions and to meet the timing constraints. The rule of thumb is to only utilize 50% of the available logic cells in order to guarantee they can all be routed through the interconnect network. If the timing constraints are relatively high speed, then the rule of thumb is to only utilize 33% of the logic cells in order to avoid the need for detours and longer delays in the routing.
Hence, there is a need for an FPGA interconnection network architecture by which routing through the resulting interconnect network is guaranteed and that the timing constraints of the interconnect network are predictable. The present invention provides for such an interconnection network.
SUMMARY OF THE INVENTION
The present invention provides for an integrated circuit having a plurality of logic cells; and a programmable network interconnecting the logic cells. The programmable interconnection network has a plurality of interconnection network input terminals; a plurality of programmable switches, each programmable switch having a plurality of input terminals and output terminals with the programmable switch arranged so that signals on any input terminal are passed to any output terminal. The plurality of programmable switches interconnecting the plurality of interconnection network input terminal to the interconnection network output terminal are arranged in a Benes network so that connections between the interconnection network input terminals and interconnection network output terminals are rearrangeable.
The plurality of programmable switches are arranged in hierarchical levels with a first level of the programmable switches having input terminals connected to the interconnection network input terminals and a last level of the programmable switches having output terminals connected to the interconnection network output terminals. The levels of the programmable switches intermediate the first and last level are arranged in a plurality of first rank sub-interconnection networks equal to the number of switch output terminals. Each first rank sub-interconnection network is connected to an output terminal of each programmable switch in the first level and connected to an input terminal of each programmable switch in the last level. In a similar arrangement, the first rank sub-interconnection networks themselves are formed from second rank sub-interconnection networks and so forth.
REFERENCES:
patent: 5299317 (1994-03-01), Chen et al.
patent: 5349248 (1994-09-01), Parlour et al.
patent: 5519629 (1996-05-01), Snider
patent: 5530813 (1996-06-01), Paulsen et al.
patent: 5987028 (1999-11-01), Yang et al.
patent: 0919938 (1999-06-01), None
patent: 03098353 (1991-04-01), None
Chan et al. “Architectural Tradeoffs in Field-Programmable-Device-Based Computing Systems,” FPGAS for Custom Computing Machines, Proceedings, IEEE Workshop on Napa, CA USA Apr. 5-7, 1993, pp. 152-161.
Chang Daniel
Leopard Logic Inc.
Ritter Lang & Kaplan LLP
LandOfFree
Interconnection network for a field programmable gate array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interconnection network for a field programmable gate array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interconnection network for a field programmable gate array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3302259