Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2003-09-09
2009-11-24
Nguyen, Thinh T (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S758000, C257S776000, C716S030000, C716S030000
Reexamination Certificate
active
07622779
ABSTRACT:
A multi-celled chip. The chip includes a plurality of hexagonal cells arranged in an array. A plurality of interconnects including Y's connect the cells in clusters of three cells each, so that each of the cells is interconnected.
REFERENCES:
patent: 5475611 (1995-12-01), Nagase et al.
patent: 5578840 (1996-11-01), Scepanovic et al.
patent: 5742086 (1998-04-01), Rostoker et al.
patent: 5822214 (1998-10-01), Rostoker et al.
patent: 5831863 (1998-11-01), Scepanovic et al.
patent: 6407434 (2002-06-01), Rostoker et al.
patent: 6597362 (2003-07-01), Norman
patent: 357143844 (1982-09-01), None
RD 339051 A, Jul. 1992.
International Technology Roadmap for Semiconductors: 2001 Edition — Interconnect (22 pp.).
Betz, V. and Rose, J., “Effect of the Prefabricated Routing Track Distribution on FPGA Area-Efficiency,” in IEEE Trans. On VLSI, 6(3), pp. 445-456 (Sep. 1995).
Chen, H., Yao, B., Zhou, F. and Cheng, C., “The Y-Architecture: Yet Another On-Chip Interconnect Solution,” Proc. of the Asia South Pacific Design Automation Conference, pp. 840-846, 2003.
Cheng, E., Zhou, F., Yao, B., Cheng, C., and Graham, R., “Balancing the Interconnect Topology for Arrays of Processors between Cost and Power,” International Conference in Computer Design, Freiburg, Germany (Sep. 2002).
Dally, W. and Towles, B., “Route Packets, Not Wires: On-Chip Interconnection Networks,” IEEE Proc. of the 38th Design Automation Conf. pp. 684-689, 2001.
Garg, N. and Konemann, J., “Faster and Simpler Algorithms for Multicommodity Flow and other Fractional Packing Problems,” In Proc. of the 39th Annual Symposium on Foundations of Computer Science, pp. 300-309, 1998.
Igarashi, M., Mitsuhashi, T., Le, A., Kazi, S. Lin, Y., Fujimura, A. and Teig, S., “A Diagonal-Interconnect Architecture and Its Application in RISC Core Design,” 2002 IEE International Solid-State Circuits Conference, Session 12/TD: Digital Directions/12.8.
Karmarkar, N., “A New Polynomial-time Algorithm for Linear Programming.” Combinatorica, 4(4), pp. 373-395, 1984.
Khalid, M. and Rose, J.,“Experimental Evaluation of Mesh and Partial Crossbar Routing Architectures for Multi-FPGA Systems,” in IFIP IWLAS '97, Grenoble, France, pp. 119-127 (Dec. 1997).
Leiserson, C., “Fat Trees: Universal Networks for Hardware—Efficient Supercomputing,” IEEE Trans. On Computers, vol. C-34, No. 10, pp. 892-901 (Oct. 1985).
Chen Hongyu
Cheng Chung-Kuan
Cheng Esther Y.
Graham Ronald
Yao Bo
Greer Burns & Crain Ltd.
Nguyen Thinh T
The Regents of the University of California
LandOfFree
Interconnection architecture and method of assessing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interconnection architecture and method of assessing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interconnection architecture and method of assessing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4074267