Interconnecting bit lines in memory devices for multiplexing

Details Interconnecting bit lines in memory devices for multiplexing Interconnecting bit lines in memory devices for multiplexing

2011-06-28

2011-06-28

Le, Dung A. (Department: 2818)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257S296000, C257S368000, C257SE27060

Reexamination Certificate

active

07968951

ABSTRACT:
An embodiment of a memory device has a plurality of conductive plugs formed on a semiconductor substrate and a pair of successively adjacent first and second bit lines overlying and in contact with each of the conductive plugs.

REFERENCES:
patent: 4278989 (1981-07-01), Baba et al.
patent: 5333282 (1994-07-01), Maejima et al.
patent: 5565758 (1996-10-01), Yoeli et al.
patent: 6256227 (2001-07-01), Atsumi et al.
patent: 6429474 (2002-08-01), Gambino et al.
patent: 6665204 (2003-12-01), Takeda
patent: 7312118 (2007-12-01), Kiyotoshi

Affiliated with

Also associated with

Rating

Interconnecting bit lines in memory devices for multiplexing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interconnecting bit lines in memory devices for multiplexing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interconnecting bit lines in memory devices for multiplexing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2626118