Interconnect with low dielectric constant insulators for...

Details Interconnect with low dielectric constant insulators for... Interconnect with low dielectric constant insulators for...

1999-05-24

2004-09-07

Lee, Eddie (Department: 2811)

Active solid-state devices (e.g., transistors, solid-state diode

Combined with electrical contact or lead

Of specified material other than unalloyed aluminum

C257S759000, C257S758000

Reexamination Certificate

active

06787911

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates generally to semiconductor processing, and more specifically to multi-level interconnects with low dielectric constant insulators and methods for fabricating the same.
2. Background Art
Modern integrated circuits are made up of literally millions of active and passive devices such as transistors, capacitors, and resistors. These devices are initially isolated from one another but are later connected together to form functional circuits through interconnect structures. The quality of the interconnect structure drastically affects the performance and reliability of the fabricated circuit. Interconnects are increasingly determining the limits of performance and density of modem ultra large scale integrated (ULSI) circuits.
Conventional interconnect structures employ one or more metal layers. Each metal layer is typically made from aluminum alloys or tungsten. Interlevel and interlevel dielectrics (ILDs), such as silicon dioxide (SiO
2
), are used to electrically isolate active elements and different interconnect signal paths from each other. The electrical connections between different interconnect levels are made through vias that are formed in the ILD layers. Typically, the vias are filled with a metal, such as tungsten.
Recently, there has been great interest to replace SiO
2
with low-dielectric-constant (“low-k”) materials as the ILD in interconnect structures. It is desirable to employ low-k materials as insulators in IC interconnect because these low-k materials reduce the interconnect capacitance. Accordingly, these low-k materials increase the signal propagation speed while reducing cross-talk noise and power dissipation in the interconnect.
However, the use of low-k materials as ILD in the interconnect is not mature at this time, and processes still need to be developed for accommodating the low-k material when forming the interconnect. When forming ILDs entirely out of low-k materials, almost all interconnect processing steps need to be developed, such as the following steps: chemical mechanical polishing (CMP) of the low-k materials, via etch into the low-k ILD layer, post via etch clean, and metal via fill into the low-k ILD layer.
Attempts have been made to provide a process for an embedded low-k dielectric integration approach that employs the low-k dielectric for filling only the gaps between metal lines in the interconnect structure, while still employing conventional SiO
2
in the rest of the ILD. U.S. Pat. No. 5,486,493 to Jeng, entitled “Planarized Multievel Interconnect Scheme With Embedded Low-Dielectric Constant Insulators,” describes one such approach to embed low-k dielectric in the interconnect structure.
The advantage of this approach is that, since the low-k film is only used to fill the gaps between the metal lines, many of the above-mentioned interconnect processing steps are the steps utilized for conventional SiO
2
ILD. This approach attempts to avoid the difficulties associated with (1) having to etch a via through a low-k film; (2) having to make the post-via-etch clean for the low-k film, and (3) having to fill metal through the low-k film for the via plugs.
Unfortunately, these embedded low-k dielectric integration processes suffer from the following disadvantages. For example, ensuring that the level of the low-k material is the same as the top surfaces of the metal or interconnect lines is difficult for at least four reasons. First, in practical manufacturing, it is impossible to deposit a film of low-k material at a precise film thickness from wafer to wafer. Second, even within a wafer, depositing an absolutely uniform low-k film across the same wafer is not possible, since the typical thickness non-uniformity of the low-k film deposited by either spin-on coating or chemical vapor deposition (CVD) using currently-available technology varies by about one to ten percent. Third, even within a given die on a wafer, the gaps between the metal lines are of different sizes, leading to uneven film height of the low-k material above the metal lines. The larger gaps or spacings are filled with more low-k material, thereby lowering the height of the low-k material in these areas. In contrast, the smaller gaps or spacing are filled with less low-k material, thereby raising the height of the low-k material in these areas. Fourth, removing low-k film to the precise thickness during the etch-back is impossible to control in manufacturing.
This difficulty of controlling the deposition and etch-back of the low-k material so that the surface level of the low-k material is the same as the top surfaces of all the metal or interconnect lines results in the following two problems: (1) insufficient-etch-back of the low-k material, which results in a poisoned via and problems associated therewith, and (2) excessive-etch-back of the low-k material, which results in the increase in inter-metal line capacitance and problems associated therewith.
Consequently, applying the correct etch-back amount for the low-k material with the required tolerance (hereinafter referred to as a “process window”) is difficult for these proposed processes that embed low-k materials. This problem can be characterized as: “the low-k material etch-back has a very narrow process window.” Missing the process window, for whatever reason, results in poor interconnect integrity and reliability, or degradation in interconnect performance.
A conventional method for embedding a low dielectric constant (low-k) material in an interconnect structure involves the following process steps. A first metal layer is deposited on a substrate
1
and patterned to form metal lines
2
. Thereafter, a low-k dielectric material
3
is deposited over substrate
1
and metal lines
2
.
FIG. 1A
illustrates a cross-section view of a conventional interconnect structure after the step of depositing the low-k material
3
over substrate
1
and metal lines
2
. An etch-back is used to etch the low-k material
3
such that the low-k dielectric material
3
only fills the gaps between metal lines
2
as shown in
FIG. 1
B. An SiO
2
layer
4
is then deposited and planarized. Via holes
5
are etched in the SiO
2
layer
4
. Metal plugs
6
are formed in the via holes
5
. Thereafter, a second metal layer is deposited on the SiO
2
layer
4
and patterned to form metal lines
7
.
FIG. 1B
illustrates a cross sectional view of an ideal conventional embedded low-k interconnect structure after the step of depositing and patterning the second metal layer.
In the ideal case, the low-k dielectric material
3
is isolated from the chemicals utilized to etch and clean the via holes
5
and the chemicals utilized to deposit the metal plugs
6
. However, as explained above, the etchback of the low-k material
3
, which is critical for this isolation to occur, is difficult to control. Consequently, instead of the ideal case where the low-k material
3
is etched-back exactly at the top level of the metal or interconnect, the more likely case is that either the low-k material
3
is insufficiently etched-back or excessively etched-back.
FIG. 1C
illustrates a cross section of a conventional interconnect structure in which the etch-back of the low-k material is insufficient (i.e., the height or level of the low-k dielectric material
3
is higher than the height of the metal lines
2
). When the etch-back of the low-k material
3
is insufficient, poisoned vias
8
result. A poisoned via
8
is caused by the exposure of the low-k material
3
to the chemicals that are used in the subsequent via etch, photoresist strip and wet clean processing steps and that are not compatible with the low-k material
3
. The poisoned vias
8
present a serious yield and reliability problem in the conventional embedded look interconnect structures. The poisoned vias
8
lead to high via or contact or even via failure. Specifically, the bowl shape of poisoned vias
8
prevents the formation of a continuous seed layer or liner that is a precursor to filling the vias with pl

Affiliated with

Also associated with

Rating

Interconnect with low dielectric constant insulators for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interconnect with low dielectric constant insulators for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interconnect with low dielectric constant insulators for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3220909