Interconnect with high aspect ratio plugged vias

Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S618000, C438S631000, C438S652000, C438S674000, C438S678000, C257SE23141, C257SE21175, C257SE21586

Reexamination Certificate

active

07470619

ABSTRACT:
Described is a method for forming a stackable interconnect. The interconnect is formed by depositing a first contact on a substrate; depositing a seed layer (SL) on the substrate; depositing a metal mask layer (MML) on the SL; depositing a bottom anti-reflection coating (BARC) on the MML; forming a photoresist layer (PR) on the BARC; removing a portion of the PR; etching the BARC and the MML to expose the SL; plating the exposed SL to form a first plated plug; removing the layers to expose the SL; removing an unplated portion of the SL; depositing an inter layer dielectric (ILD) on the interconnect; etching back the ILD to expose the first plated plug; and depositing a second contact on the first plated plug. Using the procedures described above, a second plated plug is then formed on the first plated plug to form the stackable plugged via interconnect.

REFERENCES:
patent: 6448171 (2002-09-01), Wang et al.
patent: 2003/0178666 (2003-09-01), Lee et al.
patent: 2007/0052101 (2007-03-01), Usami
patent: 2008/0075836 (2008-03-01), Chen et al.
Shigeki Wada, et al., “0.2um Fully-Aligned Y-shaped gate HJFET's with reduced gate-fringing capacitance fabricated using collimated sputtering and electroless Au-plating,” IEEE Transactions on Electron Devices, vol. 45, No. 8, Aug. 1998, pp. 1656-1662.
M.Y. Chan and T.C. Lo. “Electrochemical planarization by selective electroplating for embedded gold wiring in the sub-micron range,” 1995 IEEE Region 10 International Conference on Microelectronics and VLSI, pp. 287-290.
M. Hirano, et al., “Submicrometer Gold Interconnect wiring by sidewall electroplating technology,” Jpn J. Apply. Phys. 33, 1994, L553-L555.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Interconnect with high aspect ratio plugged vias does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interconnect with high aspect ratio plugged vias, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interconnect with high aspect ratio plugged vias will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4047492

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.