Electrical connectors – Preformed panel circuit arrangement – e.g. – pcb – icm – dip,... – With provision to conduct electricity from panel circuit to...
Patent
1994-03-14
1995-05-02
Rosenbaum, Mark
Electrical connectors
Preformed panel circuit arrangement, e.g., pcb, icm, dip,...
With provision to conduct electricity from panel circuit to...
439 75, 361636, 257775, H01R 909
Patent
active
054114004
ABSTRACT:
A plurality of inserts (12) formed on a first substrate (11). A plurality of sockets (14) formed on a second substrate (13). Each socket of the plurality of sockets (14) on the second substrate (13) has a corresponding insert from the plurality of inserts (12) which physically aligns for coupling. At least one of the first (11) or second (13) substrates must be a semiconductor substrate. This arrangement allows for electrically connecting a semiconductor device or structure to another device for testing, burn-in, or final assembly.
REFERENCES:
patent: 2805294 (1957-09-01), Edmunds
patent: 3268774 (1966-08-01), Ortner
patent: 3526867 (1970-09-01), Keeler, II
patent: 3577037 (1971-05-01), DiPietro et al.
patent: 3641474 (1972-02-01), Owens
patent: 3686698 (1972-08-01), Akeyama et al.
patent: 4015707 (1977-04-01), Kisor
patent: 4439270 (1984-03-01), Powell et al.
patent: 4601526 (1986-07-01), White et al.
patent: 4912545 (1990-03-01), Go
patent: 5010389 (1991-04-01), Gansauge et al.
patent: 5059130 (1991-10-01), Miller, Jr.
patent: 5070529 (1991-12-01), Beaufort et al.
patent: 5214308 (1993-05-01), Nishiguchi et al.
Johnson Barry C.
Lytle William H.
Sharma Ravinder K.
Subrahmanyan Ravichandran
Bryant David P.
Hoshizaki Gary W.
Motorola Inc.
Rosenbaum Mark
LandOfFree
Interconnect system for a semiconductor chip and a substrate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interconnect system for a semiconductor chip and a substrate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interconnect system for a semiconductor chip and a substrate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1133261