Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2000-12-22
2004-09-21
Thai, Xuan (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S316000, C370S412000
Reexamination Certificate
active
06795886
ABSTRACT:
TECHNICAL FIELD
The invention relates to interconnect switches for use in devices and systems.
BACKGROUND
A multiprocessor system typically includes a plurality of processors. In some multiprocessor systems, a distributed storage or memory system having plural storage or memory modules is employed. The plural processors are capable of executing in parallel, and thus are able to read and write to the memory modules concurrently. As a result, multiple data streams often have to be communicated between the processor nodes, processors and the memory modules, and the processor nodes and distributed storage at the same time.
To improve concurrency, an interconnect switch is employed to interconnect the processor nodes, the processors and the memory modules, and the processor nodes and storage. The interconnect switch has a number of input ports (that usually correspond to the number of processors) and a number of output ports (that usually correspond to the number of memory modules). Typically, the interconnect switch is a crossbar-switching network that couples the input ports to the output ports. The interconnect switch can be implemented in an integrated circuit device such as an application specific integrated circuit (ASIC) device.
In a typical interconnect switch, a first-in-first-out (FIFO) queue is associated with each of the input ports. One of the issues involved in many interconnect switches is blocking of data. When data at the front of an input FIFO queue cannot be forwarded because of contention with another input FIFO queue for the same output port, trailing units of data are blocked from being forwarded to another output port that is available. As a result, a delay is experienced in the communication of data through the interconnect switch. In many high-speed systems, such delays may cause degradation of overall system performance.
SUMMARY
In general, a device comprises a plurality of input ports, a plurality of output ports, and an interconnect switch between the input and output ports. The interconnect switch comprises a buffer in a circular queue containing at least one pointer to indicate an available one of plural storage locations in the buffer.
Other or alternative features will become apparent from the following description, from the drawings, and from the claims.
REFERENCES:
patent: 4486877 (1984-12-01), Turner
patent: 5193149 (1993-03-01), Awiszio et al.
patent: 5923654 (1999-07-01), Schnell
patent: 6009508 (1999-12-01), May et al.
patent: 6128728 (2000-10-01), Dowling
patent: 6134246 (2000-10-01), Cai et al.
patent: 6134607 (2000-10-01), Frink
patent: 6233389 (2001-05-01), Barton et al.
Cowart John D.
NCR Corporation
Thai Xuan
Trop Pruner & Hu P.C.
LandOfFree
Interconnect switch method and apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interconnect switch method and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interconnect switch method and apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3252181