Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2008-07-17
2009-06-02
Tran, Long K (Department: 2818)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S123000, C438S652000, C257S676000, C257S700000, C257SE21575, C257SE21627, C257SE21641
Reexamination Certificate
active
07541278
ABSTRACT:
A first conductive layer is formed. An insulating layer is formed so that at least a part of the insulating layer is disposed on the first conductive layer. A second conductive layer is formed so that at least a part of the second conductive layer is disposed on the insulating layer over the first conductive layer. Each of the first and second conductive layers is formed by discharging drops of a solvent containing fine particles of a conductive material. The insulating layer is formed by discharging drops of a solvent containing fine particles of an insulating material.
REFERENCES:
patent: 5331203 (1994-07-01), Wojnarowski et al.
patent: 5524339 (1996-06-01), Gorowitz et al.
patent: 6017259 (2000-01-01), Motoi et al.
patent: 6137175 (2000-10-01), Tabara
patent: 6274391 (2001-08-01), Wachtler et al.
patent: 6403463 (2002-06-01), Suyama
patent: 6458686 (2002-10-01), Piao
patent: 6538210 (2003-03-01), Sugaya et al.
patent: 6555906 (2003-04-01), Towle et al.
patent: 6617193 (2003-09-01), Toshio et al.
patent: 6709898 (2004-03-01), Ma et al.
patent: 6784765 (2004-08-01), Yamada et al.
patent: 6861737 (2005-03-01), Jeong et al.
patent: 6992433 (2006-01-01), Sekiya
patent: 09-74280 (1997-03-01), None
patent: 11-163499 (1999-06-01), None
patent: 11-274671 (1999-10-01), None
patent: 11-345894 (1999-12-01), None
patent: A-2000-012996 (2000-01-01), None
patent: 2000-349416 (2000-12-01), None
patent: A-2001-127207 (2001-05-01), None
patent: A-2001-274324 (2001-10-01), None
patent: 2002-111218 (2002-04-01), None
patent: 2002-198638 (2002-07-01), None
Oliff & Berridg,e PLC
Seiko Epson Corporation
Tran Long K
LandOfFree
Interconnect substrate, semiconductor device, methods of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interconnect substrate, semiconductor device, methods of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interconnect substrate, semiconductor device, methods of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4113255