Interconnect structure between heterogeneous core regions in a p

Details Interconnect structure between heterogeneous core regions in a p Interconnect structure between heterogeneous core regions in a p

1999-06-23

2000-04-25

Tokar, Michael

Electronic digital logic circuitry

Multifunctional or programmable

Array

326 40, 326 41, H03K 19173, H03K 19177

Patent

active

060548738

ABSTRACT:
A programmable interconnect structure is provided whereby core regions of an integrated circuit having circuits of different functional types therein are connected. Ports are defined in a first core region along its boundary with a second core region, and port multiplexers selectively provide signals to the first core region from a variety of conductors in the second core region. In the case where a core region of a first type is placed between two core regions of a second type, a segmented bus structure is provided to preserve connectivity between the two core regions of the second type, while at the same time providing an increased number of independent signals available to the core region of the first type. In the exemplary integrated circuit disclosed herein, a field programmable gate array occupies one core region, and a field programmable memory array occupies another core region.

REFERENCES:
patent: 4758985 (1988-07-01), Carter
patent: 4780846 (1988-10-01), Tanabe et al.
patent: 4825414 (1989-04-01), Kawata
patent: 4870302 (1989-09-01), Freeman
patent: 4992680 (1991-02-01), Benedetti et al.
patent: 5036473 (1991-07-01), Butts et al.
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5361373 (1994-11-01), Gilson
patent: 5371422 (1994-12-01), Patel et al.
patent: 5376844 (1994-12-01), Pedersen et al.
patent: 5377123 (1994-12-01), Hyman
patent: 5426379 (1995-06-01), Trimberger
patent: 5436575 (1995-07-01), Pedersen et al.
patent: 5452231 (1995-09-01), Butts et al.
patent: 5469003 (1995-11-01), Kean
patent: 5493239 (1996-02-01), Zlotnick
patent: 5500609 (1996-03-01), Kean
patent: 5548228 (1996-08-01), Madurawe
patent: 5550782 (1996-08-01), Cliff et al.
patent: 5570040 (1996-10-01), Lytle et al.
patent: 5572148 (1996-11-01), Lytle et al.
patent: 5640107 (1997-06-01), Kruse
patent: 5644251 (1997-07-01), Colwell et al.
patent: 5689195 (1997-11-01), Cliff et al.
patent: 5705938 (1998-01-01), Kean
patent: 5744980 (1998-04-01), McGowan et al.
patent: 5757207 (1998-05-01), Lytle et al.
patent: 5789938 (1998-08-01), Erickson et al.
IBM Technical Disclosure Bulletin. "Implementing Array and Logic Functions on a Single Chip." vol. 20, No. 10. Pp. 3921-3922, Mar. 1978.

Affiliated with

Also associated with

Rating

Interconnect structure between heterogeneous core regions in a p does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interconnect structure between heterogeneous core regions in a p, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interconnect structure between heterogeneous core regions in a p will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-996370