Interconnect architecture for field programmable gate array usin

Details Interconnect architecture for field programmable gate array usin Interconnect architecture for field programmable gate array usin

1996-06-21

1998-09-01

Westin, Edward P.

Electronic digital logic circuitry

Multifunctional or programmable

Array

326 41, H03K 738, H03K 19177

Patent

active

058015469

ABSTRACT:
An FPGA architecture is provided which uses logic unit output lines of more than one length and provides extension lines to increase the reach of a logic unit output line. The architecture allows extremely fast connections between one logic unit and another. Also, all logic unit output lines drive about the same number of buffered programmable interconnection points (PIPs) so that the signal delay between one logic unit and the next can be predicted regardless of the functions and routing which have been selected by a user. The frequency of PIPs decreases as distance from the originating logic unit increases. This has the benefit of cooperating with software which tends to place interconnected logic in close proximity. The architecture is preferably implemented with a tile layout with one logic unit in each tile, and logic unit input and output lines extending through several tiles. Thus one tile boundary is like another and there is minimum hierarchy.

REFERENCES:
patent: 4293783 (1981-10-01), Patil
patent: 4642487 (1987-02-01), Carter
patent: 4706216 (1987-11-01), Carter
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4855619 (1989-08-01), Hsieh et al.
patent: 4870302 (1989-09-01), Freeman
patent: 5073729 (1991-12-01), Greene et al.
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5204556 (1993-04-01), Shankar
patent: 5208491 (1993-05-01), Ebeling et al.
patent: 5319252 (1994-06-01), Pierce et al.
patent: 5469003 (1995-11-01), Kean
patent: 5481206 (1996-01-01), New et al.
patent: 5543732 (1996-08-01), McClintock et al.
"The Programmable Logic Data Book" 1994, pp. 8-46 through 8-52, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.

Affiliated with

Also associated with

Rating

Interconnect architecture for field programmable gate array usin does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interconnect architecture for field programmable gate array usin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interconnect architecture for field programmable gate array usin will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-273206