Inter-processor data transfer management

Details Inter-processor data transfer management Inter-processor data transfer management

1996-04-15

2001-02-27

Ray, Gopal C. (Department: 2781)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

C709S201000, C709S241000

Reexamination Certificate

active

06195721

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates to data transfer management between data processors, and more particularly to inter-processor data transfer management for increasing overall throughput for both processors.
When transferring data from one data processor to another, each data processor having its own bus, delays in the transfer are unpredictable in that the bus for the responding data processor may not be immediately available to the requesting data processor. This problem is increased where the two processors run asynchronously, and is even worse where the processors run at different clock rates. The stalling of the requesting processor while waiting for the availability of the responding processor is further increased where large amounts of data are to be transferred.
SUMMARY OF THE INVENTION
Accordingly the present invention provides a system for inter-processor data transfer management that uses an interface circuit between the processors. The interface circuit receives a data transfer request from a requesting processor and acknowledges the request so that the requesting processor may continue to run without waiting for completion of the request. The interface circuit then arbitrates for the bus of the responding processor and completes the data transfer between the responding processor and the interface circuit. At the completion of the transfer the interface circuit advises the requesting processor that it is ready for another request, and upon receipt of another request the interface circuit completes the prior request with the requesting processor.
The objects, advantages and novel features of the present invention are apparent from the following detailed description when read in conjunction with the appended claims and attached drawing.


REFERENCES:
patent: 4926375 (1990-05-01), Mercer et al.
patent: 5045998 (1991-09-01), Begun et al.
patent: 5309567 (1994-05-01), Mizukami
patent: 5327570 (1994-07-01), Foster et al.
patent: 5410654 (1995-04-01), Foster et al.

Affiliated with

Also associated with

Rating

Inter-processor data transfer management does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Inter-processor data transfer management, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Inter-processor data transfer management will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2573359